Multi-Class Processor PCB With Dynamic Task Assignment

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Current high-performance computer platforms are inefficient due to the use of single processor classes and limited software support, which hinders optimization of efficiency and speed.

Innovation Solution

A self-tuning, hyperscaling multi-class processor architecture that includes a variety of processors such as CPUs, GPUs, FPGAs, RISC-V, ASICs, TPUs, DPUs, and VPUs, with a management unit to dynamically assign tasks based on task requirements and processor capabilities, enabling efficient communication and optimization across different workloads.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Productivity

If a single processor class is used in high-performance computer platforms, then device complexity is reduced and ease of manufacture is improved, but processing efficiency and speed are not optimized

Engineering Contradiction:
Improveprocessing efficiencyVSAvoidprocessor architecture complexity
Core Design Contradiction:
ProductivityVSDevice complexity

Solution Approach 1:

The system segments processing tasks into different categories (general-purpose, graphics-intensive, AI/ML, networking) and assigns them to specialized processor classes (CPU, GPU, TPU, DPU) respectively. This segmentation allows each processor type to be optimized for its specific function, thereby improving overall processing efficiency without requiring a single complex processor to handle all task types.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The patent implements a universal multi-class processor platform that can handle diverse workloads across different domains. The management unit provides a unified interface for task scheduling and resource allocation, enabling the system to function as a universal computing platform that accommodates various processor types (CPU, GPU, TPU, DPU) working together on different task types simultaneously.

Inventive Principle:
Principle #6Universality (Multi-functionality)

2Adaptability or versatility

If software is limited to supporting only direct integrations of a particular processor type, then ease of manufacture and software compatibility are improved, but adaptability to different processor classes deteriorates

Engineering Contradiction:
Improvesoftware support adaptabilityVSAvoidsoftware integration complexity
Core Design Contradiction:
Adaptability or versatilityVSDevice complexity

Solution Approach 1:

The management unit acts as an intermediary layer between the heterogeneous processor classes and the software applications. It provides standardized interfaces and abstraction layers that translate software requests into processor-specific operations, enabling software to interact with different processor types through a unified API without requiring processor-specific code modifications.

Inventive Principle:
Principle #24Intermediary (Mediator)

Solution Approach 2:

The system dynamically adapts software execution to the available processor classes through runtime task scheduling and resource allocation. The management unit can dynamically assign tasks to appropriate processor types based on workload characteristics, processor availability, and performance requirements, allowing the software environment to be flexible and adaptive rather than statically bound to specific hardware.

Inventive Principle:
Principle #15Dynamics

3Productivity

If processors are not dynamically assigned based on task requirements, then device complexity and management overhead are reduced, but processing speed and efficiency deteriorate

Engineering Contradiction:
Improveprocessing speedVSAvoidtask management complexity
Core Design Contradiction:
ProductivityVSDevice complexity

Solution Approach 1:

The management unit implements feedback mechanisms that monitor processor performance, task completion status, and system workload in real-time. Based on this feedback, it dynamically adjusts task allocation decisions, reassigning tasks to more suitable processors when conditions change, and optimizing resource utilization to maintain high processing speed while adapting to varying workload demands.

Inventive Principle:
Principle #23Feedback

Solution Approach 2:

The system incorporates self-service capabilities where the management unit automatically evaluates task requirements, selects appropriate processors, and allocates resources without external intervention. This automated self-management reduces the need for manual configuration and oversight, enabling the system to maintain high processing efficiency through dynamic task assignment while keeping management overhead minimal.

Inventive Principle:
Principle #25Self-service

Data Source

PatentUS20260064479A1Self-tuning, hyperscaling, multi-class processor architecture for efficient high-performance compute workloads
Publication Date: 2026.03.05 CLOUD COMPUTING SOLUTIONS GROUP INC DBA I ONX HPC
  • US20260064479A1 patent drawing
  • US20260064479A1 patent drawing

AI summary

A node which comprises all necessary processors to operate a given application, said node comprising, for example, a power supply, a motherboard, a CPU, RAM, FPGA, RISC-V, GPU, networking (such as Ethernet, PCIe, SFP (optical), etc.), and solid-state storage. This node includes software that enables the processors and other components to effectively communicate during any given workload being run. Also disclosed is a system which comprises a single printed circuit board (PCB), a plurality of processors mounted on said PCB, wherein the plurality of processors includes at least four distinct types, differentiated by architecture or processing capabilities; a shared random access memory (RAM) accessible by each of the processors mounted on the PCB; wherein the system includes a management unit configured to dynamically assign tasks to one or more of the processors based on an evaluation of task requirements and processor capabilities, thereby enhancing processing efficiency and speed.