Multi-Core Processor Aging Control for NBTI Lifetime Extension
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Integrated circuit (IC) devices with multiple processor cores face challenges due to Negative Bias Temperature Instability (NBTI), which leads to increased threshold voltage, switching delays, and potential core failure over time, alongside other wearout mechanisms like Positive Bias Temperature Instability (PBTI) and Hot Carrier Injection (HCI), necessitating techniques to extend their lifetime.
Innovation Solution
The implementation of core-specific process state monitors and aging monitors, coupled with a power management unit and clock generation unit, allows for individual control of operating points and workload distribution across processor cores based on feedback from these monitors, actively managing NBTI effects and workload distribution to extend the overall lifetime of multi-core IC devices.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Productivity
If high supply voltages and high operating temperatures are used to improve processing speed, then productivity increases, but NBTI wearout accelerates reducing device lifetime
Solution Approach 1:
The patent implements dynamic adjustment of operating points for each processor core based on real-time aging monitor feedback. The control system continuously monitors aging parameters and dynamically changes voltage, frequency, and workload distribution to optimize the trade-off between processing speed and wearout accumulation, allowing the system to adapt its operational characteristics over time rather than using fixed parameters
Solution Approach 2:
The system changes physical operating parameters (voltage, frequency, workload) based on monitored aging state. The aging monitor detects threshold voltage shifts and other wearout indicators, triggering parameter adjustments that reduce stress on aged transistors while maintaining acceptable performance, thereby extending device lifetime without completely sacrificing productivity
2Productivity
If workload is concentrated on fewer processor cores, then productivity increases, but aging accelerates on those cores reducing overall system reliability
Solution Approach 1:
The patent implements dynamic workload distribution that adjusts in real-time based on aging monitor feedback from each core. The control system continuously rebalances workload among cores according to their current aging states, preventing any single core from being over-stressed while maintaining overall system productivity through flexible task allocation
Solution Approach 2:
The system applies different workload levels to different processor cores based on their individual aging states. Each core receives a customized workload assignment proportional to its current health condition, allowing the system to exploit the remaining capacity of aged cores while protecting more vulnerable cores, thereby extending overall system lifetime
3Reliability
If core-specific monitoring and control systems are implemented, then device lifetime extends, but device complexity increases
Solution Approach 1:
The patent divides the monitoring and control functions into core-specific modular units. Each processor core has its own dedicated aging monitor and control logic, allowing independent monitoring and control of each core's aging state. This segmentation enables targeted interventions on a per-core basis rather than requiring system-wide complex control mechanisms
4Speed
If threshold voltage shift is allowed to increase, then short-term performance is maintained, but timing violations occur reducing long-term reliability
Solution Approach 1:
The patent implements a feedback control loop where aging monitors continuously measure threshold voltage shifts and other aging parameters in each processor core. This measurement feedback is fed to control logic that adjusts operating points (voltage, frequency, workload) to compensate for aging effects, maintaining timing compliance despite increasing threshold voltage shifts over time
Data Source
AI summary
Embodiments of a method and system are disclosed. One embodiment of an integrated circuit device is disclosed. The integrated circuit device includes first and second processor cores configured to perform a respective first and second set of functional processing. The integrated circuit device also includes a core-specific process state monitor associated with the first processor core, a core-specific process state monitor associated with the second processor core, a core-specific aging monitor associated with the first processor core, a core-specific aging monitor associated with the second processor core, a power management unit, a clock generation unit, and a control system configured to individually control operating points of the first and second processor cores and workload in response to feedback from the core-specific process state monitors and from the core-specific aging monitors.