Multilane USB Communication Protocol Conversion Circuit

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Current USB technologies face challenges in efficiently managing high-speed data transmission and power management across multiple lanes, particularly in embedded systems, where compatibility and scalability issues arise due to voltage differences and increased complexity.

Innovation Solution

The implementation of a multilane USB communication system using embedded USB2 (eUSB2) with lane controllers and repeaters, which enable high-speed data transmission, power management, and protocol conversion between USB2 and eUSB2, allowing for reduced pin counts and modular design, while supporting both USB2 and eUSB2 devices.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Productivity

If multilane USB communication is implemented to increase data transmission capacity, then productivity is improved, but device complexity increases due to multiple lanes and protocol management

Engineering Contradiction:
Improvedata transmission capacityVSAvoidprotocol management complexity
Core Design Contradiction:
ProductivityVSDevice complexity

Solution Approach 1:

A protocol conversion circuit is introduced as an intermediary component between the eUSB2 interface and USB2.0 devices. This circuit automatically handles protocol translation, allowing the system to support both eUSB2 and USB2.0 devices without requiring complex software protocol management. The intermediary circuit absorbs the complexity of protocol conversion, leaving the host system with simplified interface management while maintaining high data transmission capacity through multilane eUSB2 communication.

Inventive Principle:
Principle #24Intermediary (Mediator)

2Adaptability or versatility

If USB2.0 protocol is used to ensure compatibility with legacy devices, then adaptability is improved, but speed decreases compared to eUSB2 protocol

Engineering Contradiction:
Improvelegacy device compatibilityVSAvoiddata transmission speed
Core Design Contradiction:
Adaptability or versatilityVSSpeed

Solution Approach 1:

The system dynamically adapts its operation mode based on the connected device type. When a USB2.0 device is detected, the protocol conversion circuit translates eUSB2 signals to USB2.0 protocol, maintaining compatibility. When an eUSB2 device is detected, the system operates in native eUSB2 mode for maximum speed. This dynamic adaptation allows the system to optimize transmission speed for each device type while maintaining universal compatibility through the protocol conversion capability.

Inventive Principle:
Principle #15Dynamics

3Productivity

If multiple serial bus lanes are used to increase bandwidth, then productivity is improved, but manufacturing precision requirements increase due to signal synchronization challenges

Engineering Contradiction:
ImprovebandwidthVSAvoidsignal synchronization precision
Core Design Contradiction:
ProductivityVSManufacturing precision

Solution Approach 1:

The protocol conversion circuit serves as a synchronization intermediary that manages multiple serial bus lanes. It implements lane arbitration and signal synchronization logic to coordinate data transmission across multiple lanes, ensuring proper timing and alignment. This intermediary approach allows the system to achieve high bandwidth through multilane communication while the conversion circuit handles the precise synchronization requirements, reducing the burden on manufacturing tolerances for lane matching.

Inventive Principle:
Principle #24Intermediary (Mediator)

Data Source

PatentUS10083147B2Apparatuses and methods for multilane universal serial bus (USB2) communication over embedded universal serial bus (eUSB2)
Publication Date: 2018.09.25 INTEL CORP
  • US10083147B2 patent drawing
  • US10083147B2 patent drawing
  • US10083147B2 patent drawing

AI summary

Methods and apparatuses relating to circuitry for multilane serial bus communications are described. In an embodiment, an apparatus includes a serial bus controller, upstream serial bus lanes, a single downstream serial bus lane, and a host/device lane controller. The serial bus controller is to send and receive data transmissions to and from serial bus devices. The upstream serial bus lanes correspond to the serial bus devices and are associated with serial port addresses. The host/device lane controller is to receive data transmissions through the upstream serial bus lanes and includes a port address assignment circuit and a multiplexer. The port address assignment circuit is to assign serial port addresses to data transmissions, to be included in data transmissions to identify the upstream serial bus lanes through which the data transmission was received. The multiplexer is to forward data transmissions from upstream serial bus lanes to the downstream serial bus lane.