Multilayer Balun Filter Layout for Smaller Planar Footprint

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing multilayer electronic components integrating filters and baluns are not adequately downsized to meet the demands of compact mobile communication devices with high functionality and mounting density.

Innovation Solution

The multilayer electronic component is designed with inductors and capacitors arranged in a parallel direction to the stacking direction of dielectric layers, integrating an unbalanced terminal, balanced terminals, and phase-shift circuits, utilizing a stack of dielectric layers and conductors to minimize physical space.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Volume of moving object

If inductors and capacitors are arranged in conventional directions (perpendicular to stacking direction) in multilayer electronic components, then ease of manufacture and conventional layout are maintained, but the planar size of the component increases, reducing mounting density

Engineering Contradiction:
Improveplanar size of electronic componentVSAvoidconventional manufacturing process compatibility
Core Design Contradiction:
Volume of moving objectVSEase of manufacture

Solution Approach 1:

The patent applies dimensionality change by arranging inductors in a direction parallel to the stacking direction of dielectric layers, rather than in the conventional planar arrangement perpendicular to stacking. This utilizes the vertical dimension within the multilayer structure to reduce the planar footprint of the component while maintaining electrical functionality, thereby achieving downsizing without fundamentally altering manufacturing processes

Inventive Principle:
Principle #17Another dimension (Dimensionality change)

2Volume of moving object

If the planar size of the electronic component is reduced by changing inductor arrangement direction, then mounting density increases, but frequency characteristics and balance performance may deteriorate

Engineering Contradiction:
Improveplanar size of electronic componentVSAvoidfrequency characteristics and balance performance
Core Design Contradiction:
Volume of moving objectVSReliability

Solution Approach 1:

The patent applies parameter changes by carefully designing the geometric parameters of inductors (such as winding patterns, trace widths, and spacing) and their positional relationships within the parallel-to-stacking arrangement. These parameter optimizations ensure that the altered inductor configuration maintains satisfactory frequency characteristics and balance performance while achieving the desired planar size reduction

Inventive Principle:
Principle #35Parameter changes

Applied Scientific Principles

This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.

Function Achieved in This Case

This configuration allows for a significant reduction in the component's planar size while maintaining satisfactory frequency characteristics and balance performance, enhancing mounting density without deteriorating electrical properties.

Implementation Method 1

a first phase-shift circuit including a first inductor provided in a first path connecting the unbalanced terminal and the first balanced terminal

Methodology Applied
Scientific EffectElectromagnetic induction: Electromagnetic Induction

Implementation Method 2

a first capacitor provided between the first path and a ground in a circuit configuration, a second phase-shift circuit including a second capacitor provided in a second path connecting the unbalanced terminal and the second balanced terminal

Methodology Applied
Scientific EffectCapacitance: Capacitance

Data Source

PatentUS12519449B2Multilayer electronic component
Publication Date: 2026.01.06 TDK CORP
  • US12519449B2 patent drawing
  • US12519449B2 patent drawing
  • US12519449B2 patent drawing

AI summary

An electronic component includes a filter, a first phase-shift circuit, a second phase-shift circuit, and a stack. The first phase-shift circuit includes a first inductor provided in a first path connecting an unbalanced terminal and a first balanced terminal, and a first capacitor provided between the first path and a ground in a circuit configuration. The second phase-shift circuit includes a second capacitor provided in a second path connecting the unbalanced terminal and a second balanced terminal, and a second inductor provided between the second path and the ground in the circuit configuration. The first inductor and the second inductor are arranged in a direction parallel to a stacking direction.