Multi-Layer Diffusion Barrier for Scaled Semiconductor Interconnects
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
As semiconductor device sizes decrease, diffusion between conductive material layers and other layers introduces undesirable signal responses in dielectric and insulating layers, affecting the performance of integrated circuits.
Innovation Solution
A multi-layer diffusion barrier is formed above a metal layer in semiconductor devices, comprising a first material layer of metallic nitride and a second material layer of metallic oxide, optionally with an intermediate metal oxynitride layer, to prevent diffusion and enhance conductivity, and includes an etch-stop and low-k insulating layer.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If a single-layer diffusion barrier is used, then the device structure is simple, but material diffusion cannot be effectively prevented at reduced device sizes
Solution Approach 1:
The diffusion barrier is divided into multiple layers with different materials (e.g., titanium nitride, tantalum nitride, tungsten silicide) stacked sequentially. Each layer provides specific diffusion resistance properties, and the combination creates a more effective barrier than any single layer could achieve alone, directly resolving the contradiction between reliability and complexity.
Solution Approach 2:
The patent employs composite barrier structures combining multiple refractory metal nitride and silicide layers. These composite materials leverage the complementary properties of each material (different diffusion resistances, stress characteristics, and thermal stabilities) to achieve superior overall performance in preventing material diffusion at scaled device dimensions.
2Productivity
If device size is reduced to increase integration, then productivity increases, but diffusion between layers increases causing harmful signal responses
Solution Approach 1:
By segmenting the barrier into multiple thin layers, each layer can be optimized for specific thickness and material properties that are effective at reduced device scales. This segmented approach maintains diffusion prevention efficacy even as overall device dimensions decrease and integration increases.
Solution Approach 2:
The patent adjusts the thickness, material composition, and stacking sequence of barrier layers to match the scaled device dimensions. As device size reduces, the barrier layer parameters (thickness, material selection) are changed to maintain appropriate diffusion resistance ratios, ensuring signal integrity is preserved despite increased integration density.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
The multi-layer diffusion barrier effectively limits material diffusion, reducing signal responses and improving conductivity by forming a dense barrier that prevents metal molecule migration from the metal layer to upper layers, thereby enhancing the performance of semiconductor devices.
Implementation Method 1
A multi-layer diffusion barrier is formed above a metal layer in semiconductor devices... to prevent diffusion... The multi-layer diffusion barrier effectively limits material diffusion... prevents metal molecule migration from the metal layer to upper layers
Data Source
AI summary
A semiconductor device includes a metal layer, an insulating layer disposed above the metal layer, and a multi-layer diffusion barrier disposed on the metal layer between the metal layer and the insulating layer. The multi-layer diffusion barrier includes a first material layer including a metallic nitride and a second material layer including a metallic oxide.