Multi-Layer Etch-Stop for Through-Substrate Vias
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
The challenge lies in efficiently and economically providing through-substrate vias in semiconductor devices, particularly when using III-IV semiconductors like gallium-nitride and silicon carbide, as thinner semiconductor layers lead to manufacturing failures during the via-etching process, causing unreliable electrical connections.
Innovation Solution
The implementation of a multi-layered etch-stop region comprising stress compensation and adhesion promoting materials like titanium and etch-resistant materials like nickel, which are used to form a conductive path through the substrate, ensuring reliable etching and electrical continuity between the front and rear surfaces, thereby improving manufacturing efficiency and reducing costs.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Volume of moving object
If thinner semiconductor layers are used to improve device miniaturization, then device size is reduced, but manufacturing reliability deteriorates due to via-etching failures
Solution Approach 1:
The patent segments the etching process into multiple stages by introducing intermediate etch-stop layers at different depths within the semiconductor structure. These etch-stop layers divide the continuous etching path into discrete segments, allowing controlled stopping points that prevent through-etching failures even when the total layer thickness is reduced for device miniaturization.
Solution Approach 2:
The patent applies preliminary action by depositing etch-stop layers in advance before the final via-etching process. These pre-positioned etch-stop layers serve as predetermined barriers that ensure the etching process stops at safe depths, preventing catastrophic failures before they occur during manufacturing.
2Device complexity
If conventional single-layer etch-stop structures are used, then device complexity is low, but manufacturing precision deteriorates due to unreliable etching control
Solution Approach 1:
The patent applies local quality by implementing etch-stop layers with different material compositions and etching resistances at different locations within the semiconductor structure. Each etch-stop layer is specifically designed with local properties optimized for its position, providing enhanced control over the etching process at critical interfaces while maintaining overall structural integrity.
Solution Approach 2:
The patent employs composite materials by combining multiple layers of different materials (e.g., silicon nitride, silicon oxide, titanium nitride) to create a multi-functional etch-stop structure. This composite approach enables differentiated etching rates and stopping characteristics at various depths, significantly improving etching control precision without excessive complexity.
3Manufacturing precision
If multiple etch-stop layers are introduced to improve etching control, then manufacturing precision is improved, but device complexity increases
Solution Approach 1:
The patent applies universality by designing etch-stop layers that simultaneously serve multiple functions: they act as etching barriers, adhesion promoters, stress compensation layers, and electrical isolation structures. This multi-functionality reduces the need for separate dedicated layers, thereby improving via-etching precision while limiting the increase in overall device complexity.
Solution Approach 2:
The patent merges multiple functions into unified etch-stop layer structures. For example, certain etch-stop layers are designed to provide both mechanical support and etching termination, or to serve as both adhesion barriers and electrical isolators. This merging approach achieves high manufacturing precision while consolidating the number of discrete layers required.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This approach enhances the manufacturing yield and reliability of through-substrate vias, maintaining low resistance electrical connections even with thinner semiconductor layers, thus addressing the manufacturing difficulties and improving device performance.
Implementation Method 1
a multi-layered etch-stop region resistant to an etchant used to etch the substrate
Implementation Method 2
an etch-stop region including a stress compensation material adapted to compensate for stress in a substrate structure
Implementation Method 3
an adhesion promoting material adapted to promote adhesion between layers in a substrate structure
Data Source
AI summary
An electronic device having a conductive substrate via extending between a conductor on a rear face and a conductor over a front face of the substrate includes a multi-layered etch-stop beneath the front surface conductor. The etch-stop permits use of a single etchant to penetrate both the substrate and any overlying semiconductor and/or dielectric without attacking the overlying front surface conductor. This is especially important when the semiconductor and dielectric are so thin as to preclude changing etchants when these regions are reached during etching. The etch-stop is preferably a stack of N≧2 pairs of sub-layers, where a first sub-layer comprises stress relieving and/or adhesion promoting material (e.g., Ti), and the second sub-layer comprises etch resistant material (e.g., Ni). In a further embodiment, where the device includes field effect transistors having feedback sensitive control gates, the etch-stop material is advantageously used to form gate shields.