Multilayered Output Buffer for Distortion Correction
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Conventional image processing apparatuses face challenges in reducing the size and manufacturing cost due to the need for large line buffers to correct distortion aberration and magnification chromatic aberration, especially when distortion is significant, leading to increased costs and apparatus size.
Innovation Solution
The implementation of a distortion correction circuit that performs correction operations on input images in raster scan order and outputs corrected pixels in random order, utilizing a multilayered output buffer configuration to reduce buffer size and improve transmission efficiency.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If electrical distortion correction is implemented in conventional image processing apparatus, then distortion correction capability is improved, but line buffer size and manufacturing cost increase
Solution Approach 1:
The patent divides the buffer memory into multiple independent banks (first bank, second bank, third bank, fourth bank) that can operate independently. This segmentation allows the system to process different pixel data simultaneously in different banks, reducing the total buffer size needed while maintaining distortion correction capability.
Solution Approach 2:
The patent introduces a time dimension through pipelined processing, where different stages of distortion correction operate simultaneously across multiple clock cycles. The system processes pixels at different stages of correction in parallel across time, effectively reducing spatial buffer requirements by distributing data storage across multiple time steps.
2Measurement precision
If many line buffers are prepared to hold input pixels for large distortion correction, then distortion correction accuracy is improved, but manufacturing cost increases
Solution Approach 1:
The patent merges the functionality of multiple line buffers into a single buffer memory by using multiple banks that share the same physical memory resource. The banks are controlled through bank selection signals, allowing the system to achieve the functionality of multiple buffers while using less total memory capacity, thereby reducing manufacturing cost.
Solution Approach 2:
The patent implements dynamic bank selection where the active buffer bank changes over time based on the processing stage. The bank selection signal dynamically switches between different banks during the distortion correction process, allowing the system to reuse the same memory resources for different purposes at different times, reducing the total memory size needed.
Data Source
Figure 1
Figure 2
Figure 3
AI summary
An image processing apparatus of an embodiment includes: a distortion correction circuit configured to perform a correction operation to a plurality of pixels composing an input image; a plurality of output buffers layered to two or more stages configured to receive an output of the distortion correction circuit, and perform output for each transmission block which is a set of pixels with the consecutive corrected pixel positions; and a controller configured to write an output pixel of the distortion correction circuit in the first-stage output buffer, sequentially transfer the written pixel to a post-stage output buffer, and cause output buffers at respective stages to store pixels of sub-blocks into which the transmission block is divided.