Multi-Level Bus Encoding for Lower-Power Memory Bandwidth
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
In memory systems, increasing clock speeds lead to higher power consumption in multi-level signaling due to disparities in performance between memory and logic transistors, making it challenging to scale bandwidth effectively.
Innovation Solution
The implementation of an encoding circuit with a multi-level encoder and decoder that uses data bus inversion encoding to provide multi-level signals, reducing power consumption by optimizing current usage during data transitions, and allowing for efficient data representation across multiple voltage levels.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Productivity
If multi-level signaling is used to increase bandwidth, then data throughput increases, but power consumption increases
Solution Approach 1:
The patent applies parameter changes by modifying the voltage levels of multi-level signals dynamically. Instead of using fixed voltage levels, the system adjusts voltage parameters based on data patterns and transition requirements, enabling high bandwidth utilization while reducing power consumption during signal transitions on the memory bus.
2Productivity
If clock speed is increased to maintain bandwidth, then data throughput is maintained, but power consumption increases
Solution Approach 1:
The patent implements dynamics by making the multi-level signaling system adaptive rather than static. The encoding circuit dynamically adjusts signal characteristics based on real-time data patterns, and the system can transition between different signaling modes (multi-level vs. traditional) optimally, rather than being locked into a fixed clock speed or signaling scheme.
3Speed
If multi-level signals are used to decrease clock speed, then bandwidth is maintained, but power consumption increases
Solution Approach 1:
The patent applies local quality by implementing different encoding and signaling strategies for different portions of the data bus. Rather than uniformly applying multi-level signaling across all data lines, the system selectively applies it where beneficial, and uses traditional signaling where it consumes less power, optimizing the overall power-bandwidth tradeoff at the local level.
Data Source
Figure 1
Figure 2
Figure 3
AI summary
Methods and apparatuses for providing multi-level encoded signals are disclosed. An apparatus may include an encoding circuit and a multi-level encoder. The encoding circuit may be configured to receive data and provide encoded data based, at least in part on the data. The multi-level encoder may be coupled to the encoding circuit and configured to receive the encoded data. The multi-level encoder may be further configured to provide the encoded data to a bus as multi-level signal responsive, at least in part, to receipt of the encoded data.