Multi-Level CAM Cell Drive Using DACs to Cut Array Area
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Conventional CAM cell designs require a dramatic increase in cell area for multi-bit value storage and computation due to the need for 2n CAM cells, which is inefficient and costly.
Innovation Solution
A CAM circuit with integrated digital-to-analog converters in word and bit line drivers to enable multi-level computation using n CAM cells, reducing the cell area and cost.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Adaptability or versatility
If conventional unary encoding is used to store multi-bit values in CAM cells, then the storage capacity and computational capability are improved, but the cell area increases dramatically
Solution Approach 1:
The patent changes the operating parameters of the CAM cell by introducing multi-level voltage states (e.g., 0V, 0.7V, 1.4V, 2.1V) to represent different bit values. This allows a single CAM cell to store and process multi-bit values (0-7) instead of requiring unary encoding with multiple cells, thereby reducing cell area while maintaining computational capability
Solution Approach 2:
The CAM cell is designed to perform multiple functions: it can store multi-bit values, perform parallel search operations, and execute Boolean operations all within a single cell structure. The multi-level voltage representation enables the cell to handle various computational tasks (AND, OR, NOT operations) on multi-bit data without requiring separate dedicated circuits for each function
2Measurement precision
If 2n CAM cells are used to store n-bit values, then the storage precision and computational accuracy are improved, but the device complexity and manufacturing cost increase
Solution Approach 1:
The patent employs multi-level voltage parameters (0V, 0.7V, 1.4V, 2.1V) to encode different bit values within a single CAM cell. This parameter encoding scheme allows precise storage of n-bit values using only n CAM cells, eliminating the need for 2n cells required by conventional unary encoding, thus reducing device complexity while maintaining storage precision
Solution Approach 2:
The patent segments the voltage range into multiple discrete levels (0V, 0.7V, 1.4V, 2.1V) to represent different bit values. This segmentation of the voltage parameter space enables a single CAM cell to represent multiple binary states, achieving precise multi-bit storage without increasing the number of cells
3Ease of operation
If unary encoding is used for multi-bit values, then the computational operations are simplified, but the productivity and array capacity are reduced due to increased cell area
Solution Approach 1:
The patent changes from binary voltage levels to multi-level voltage parameters, enabling direct multi-bit computation. This allows the CAM array to process multi-bit values in parallel without requiring unary encoding, thereby increasing array capacity and productivity while maintaining the simplicity of Boolean operations through voltage-level comparisons
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
The solution allows for efficient multi-level computation and storage with n CAM cells, significantly reducing chip area and enabling larger array capacities while maintaining computational efficiency.
Implementation Method 1
The word line driver includes a first transistor, a second transistor, a current source generating a first current, a third transistor, a first digital-to-analog converter (DAC) coupled to a source of the third transistor and gate of the first transistor, a second DAC coupled to a drain of the third transistor
Implementation Method 2
The OpAmp includes a first input terminal coupled to the drain of the third transistor, a second input terminal coupled to the drain of the second transistor, and an output terminal supplying the output to drive the word lines of the CAM cells
Implementation Method 3
The first transistor, the second transistor and the current source are configured to generate a reference voltage
Implementation Method 4
a first transistor, a second transistor, a current source generating a first current, a third transistor
Data Source
AI summary
A content addressable memory (CAM) circuit includes a word line driver that incorporates a digital-to-analog converter (DAC), which enables the CAM circuit to store an n-bit value only with n CAM cells. The CAM circuit includes one or more of CAM cells configured to store bit values, at least one word line driver coupled to word lines of the CAM cells and configured to supply word line output to drive the CAM cells, and at least one bit line driver coupled to bit lines of the CAM cells and configured to supply bit line outputs to drive the CAM cells. The word line driver and the bit line driver include DAC circuits that include PFETs and NFETs.