Multi-level Topology Circuit Reduces Switching Element Voltage Stress
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing multi-level inverters require switching elements with high withstand voltages, leading to high losses and costs, and often result in reduced performance due to excessive voltage drops and reduced output levels when bus power is unbalanced.
Innovation Solution
A multi-level power converter circuit topology with five terminals and six switching elements, where the controller configures the switching elements to operate at lower withstand voltages, reducing the voltage requirements across each element and optimizing the output voltage levels by controlling the states of the switching elements.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Strength
If switching elements with high withstand voltages are used in multi-level inverters, then the inverter can handle high voltage applications, but the conduction loss increases and performance deteriorates
Solution Approach 1:
The patent segments the high voltage handling function across multiple switching elements connected in series, where each element only needs to withstand a fraction of the total voltage. This is achieved through the multi-level topology with multiple switching elements (Q1-Q6) arranged in series strings, allowing each element to operate at lower voltage stress while collectively handling high voltage applications
Solution Approach 2:
The patent introduces intermediate voltage levels through the multi-level inverter topology, where switching elements operate at intermediate voltage stages rather than directly across the full voltage range. The circuit configuration with multiple switching elements and capacitors creates intermediate nodes that mediate the voltage distribution, reducing the voltage burden on each individual switching element
2Strength
If switching elements with high withstand voltages are used, then high voltage capability is achieved, but the cost of the multi-level inverter increases excessively
Solution Approach 1:
The patent divides the high voltage handling task among multiple switching elements, each requiring lower voltage ratings and thus lower cost. By segmenting the voltage blocking requirement, the system achieves high voltage capability without needing expensive high-voltage-rated switching elements for each position
Solution Approach 2:
The patent employs switching elements with lower voltage ratings (cheaper components) in a multi-level configuration that collectively provides the required high voltage capability. This approach uses more numerous but lower-cost switching elements rather than fewer expensive high-voltage elements
3Reliability
If bus power is unbalanced in existing multi-level inverters, then the system continues to operate, but the output voltage levels reduce and performance deteriorates
Solution Approach 1:
The patent implements control mechanisms that monitor the state of switching elements and adjust operations to maintain optimal output voltage levels even when bus power becomes unbalanced. The controller detects imbalances and redistributes the voltage sharing among switching elements to prevent output level degradation
Solution Approach 2:
The patent employs dynamic voltage sharing control where the operating points of switching elements are continuously adjusted based on real-time bus power conditions. This dynamic adaptation allows the system to maintain stable output voltage levels despite changing power balance conditions, preventing performance deterioration
4Productivity
If the number of switching elements is increased to achieve multi-level topology, then the voltage levels are improved, but the device complexity increases
Solution Approach 1:
The patent designs the switching elements and capacitors to serve multiple functions simultaneously. Each switching element not only provides voltage switching but also participates in voltage sharing and power balance maintenance. The capacitors serve both as voltage storage elements and as part of the multi-level voltage generation structure, reducing the need for separate dedicated components
Data Source
Figure 1~2
Figure 3~4
Figure 5~6
AI summary
A circuit of a multi-level topology is disclosed, including: five terminals and six switching elements. A first end of a first switching element (Q1) is connected to a first terminal (A1), and a second end of the first switching element is connected to a fifth terminal (A5); a first end of the second switching element (Q2) is connected to a second terminal (A2), and a second end of a second switching element is connected to a first end of a first branch; a second end of a third switching element (Q3) is connected to a third terminal (A3), and a first end of a third switching element is connected to the first end of the first branch; a second end of a sixth switching element (Q6) is connected to a fourth terminal (A4), and a first end of the sixth switching element is connected to the fifth terminal; and a second end of the first branch is connected to the fifth terminal. The first branch includes a fourth switching element (Q4) and a fifth switching element (Q5) that are connected in series in a reverse direction. The switching elements in the circuit of a multi-level topology need relatively low withstand voltages, thereby ensuring performance; and the switching elements having low withstand voltages cost relatively low.