Multilevel Converter Circuit Reducing Semiconductor Switch Count
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Multilevel converter circuits face inefficiencies due to a high number of semiconductor switches required, leading to increased loss and manufacturing complexity, particularly when using multiple direct current power sources with uneven power distribution.
Innovation Solution
A multilevel converter circuit design that reduces the number of semiconductor switches by using three-terminal direct current power sources with arm pairs and alternating current switches, along with capacitors, to generate and select multiple voltage levels, allowing for operation with only two single power sources.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Adaptability or versatility
If conventional multilevel converter circuits use multiple direct current power sources with series-connected semiconductor switches to generate multiple voltage levels, then the number of voltage levels increases, but the number of semiconductor switches increases leading to increased loss and decreased efficiency
Solution Approach 1:
The circuit divides the semiconductor switches into multiple arm pairs (first arm pair Q1-Q2, second arm pair Q3-Q4, third arm pair Q5-Q6, fourth arm pair Q7-Q8), with each arm pair handling specific voltage level transitions. This segmentation reduces the number of switches through which output current passes simultaneously, lowering cumulative losses while maintaining seven-level voltage output capability.
Solution Approach 2:
Capacitors C1 and C2 are introduced as intermediary energy storage elements connected in parallel with specific arm pairs. These capacitors store and release energy to facilitate voltage level transitions, reducing the burden on semiconductor switches and enabling voltage multiplication without requiring all switches to conduct simultaneously, thereby reducing total loss.
2Adaptability or versatility
If conventional multilevel converter circuits use multiple direct current power sources, then more voltage levels can be generated, but the circuit complexity and manufacturing difficulty increase
Solution Approach 1:
The circuit merges multiple arm pairs (first through fourth arm pairs) into a unified configuration where they share common connection points and work cooperatively. The arm pairs are arranged such that their outer side terminals connect in series between the direct current power source terminals, creating a compact integrated structure that generates seven voltage levels without requiring separate independent circuits for each level.
Solution Approach 2:
Each arm pair serves multiple functions: the first arm pair Q1-Q2 handles high-voltage transitions, the second arm pair Q3-Q4 handles mid-voltage transitions, the third arm pair Q5-Q6 handles low-voltage transitions, and the fourth arm pair Q7-Q8 provides additional voltage levels. This multi-functional design allows a single integrated circuit to perform what would otherwise require multiple separate converter circuits.
3Ease of manufacture
If the number of semiconductor switches is reduced for miniaturization and cost reduction, then manufacturing becomes easier and device size decreases, but the ability to generate multiple voltage levels is compromised
Solution Approach 1:
The circuit adds the capacitor energy storage dimension to the traditional switch-based voltage generation approach. By incorporating capacitors C1 and C2 in parallel with specific arm pairs, the circuit creates a hybrid switch-capacitor architecture that generates voltage levels through combined switching actions and capacitor voltage multiplication, achieving seven-level output with fewer switches than conventional designs.
Solution Approach 2:
The circuit changes the operational parameters of the semiconductor switches by controlling them in specific patterns across different arm pairs. The switches are operated at different switching frequencies and duty cycles, with some switches conducting for longer periods while others switch more frequently. This parameter optimization reduces the total number of switches needed while maintaining voltage level generation capability.
Data Source
Figure 1
Figure 2
Figure 3
AI summary
The number of semiconductor switches through which output current passes is reduced between a direct current power source side, which is an input, and an alternating current output, thus achieving loss reduction, and enabling higher efficiency, price reduction, and miniaturization of a device. A direct current power source BA1, formed of a series connection circuit of single power sources b1, b2, which has three mutually different voltage levels Vb1, 0, Vb2 including zero is provided with first, second, third, and fourth arm pairs QA1 to QA4, each configured by connecting two arms formed of semiconductor switches Q1 to Q8 in series, an alternating current switch SW1 configured by combining semiconductor switches, and the like, thus enabling a plurality of voltage levels to be selected from and output by an on and off control of these switch elements.