Multilevel Driver Circuit for Pin-Efficient High-Speed Chip Links
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Current serial communications links face challenges in achieving high-speed, low-latency, and low-power data transmission while maintaining pin efficiency and resilience to noise and crosstalk, especially in multi-chip systems.
Innovation Solution
The implementation of a balanced vector signaling code using multiple wires with four possible coordinate values, such as the H4 code, which allows for three bits to be conveyed in a signal period, and a multi-level output line driver architecture with parallel processing phases to optimize signal transmission and minimize power consumption.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Productivity
If traditional single-ended or differential signaling is used, then the communication link is simple to implement, but the pin efficiency and power consumption are poor at high speeds
Solution Approach 1:
The patent changes the signaling parameter from traditional binary (2-level) to multi-level (4-level) signaling, where each wire can transmit one of four voltage levels. This parameter change allows 2 bits to be transmitted per wire per unit interval, doubling the pin efficiency and reducing power consumption at high speeds while maintaining compatibility with existing wire infrastructure.
Solution Approach 2:
The patent introduces a new dimension to the signaling scheme by using multiple voltage levels (4 levels instead of 2) on each wire. This dimensional expansion from binary to quaternary signaling enables higher data rates and better power efficiency without requiring additional wires, effectively adding a voltage level dimension to the communication channel.
2Productivity
If more wires are used to increase bandwidth, then the data transmission capacity increases, but the pin efficiency decreases
Solution Approach 1:
Instead of increasing the number of wires to boost bandwidth, the patent changes the signaling parameter to use 4 voltage levels per wire. This allows each wire to carry 2 bits per unit interval instead of 1 bit, effectively doubling the bandwidth capacity of existing wire infrastructure without adding more physical connections.
Solution Approach 2:
The multi-level signaling scheme makes each wire more versatile by enabling it to transmit multiple bits simultaneously through voltage level encoding. This multi-functionality allows a single wire to perform the work of multiple binary wires, improving pin efficiency while maintaining high bandwidth capacity.
3Speed
If higher signal levels are used to increase speed, then the data transmission rate increases, but the noise and crosstalk resilience decreases
Solution Approach 1:
The patent combines multiple signaling techniques including balanced vector signaling, differential encoding, and multi-level voltage transitions. By merging these approaches, the system achieves high-speed transmission while the balanced nature of the signaling and controlled voltage transitions provide inherent noise and crosstalk immunity, resolving the contradiction between speed and resilience.
4Use of energy by moving object
If multi-level signaling is implemented, then the pin efficiency and power consumption improve, but the circuit complexity increases
Solution Approach 1:
The patent segments the driver circuit into modular components including separate voltage level generation units, controlled impedance switching elements, and balanced signaling stages. This segmentation allows the complex multi-level signaling to be implemented through manageable, reusable circuit blocks, reducing overall design complexity while achieving low power consumption through efficient voltage switching.
Solution Approach 2:
The patent uses parameter changes in the form of controlled impedance switching and voltage level selection to achieve multi-level signaling. By dynamically adjusting impedance and voltage parameters through controlled switches, the circuit can generate 4 distinct voltage levels using standard CMOS transistors, managing complexity through parameter control rather than requiring complex dedicated circuitry for each signal level.
Data Source
Figure 1
Figure 2A~2C
Figure 3
AI summary
Transmission line driver systems are described which comprise multiple paralleled driver elements. The paralleled structure allows efficient generation of multiple output signal levels with adjustable output amplitude, optionally including Finite Impulse Response signal shaping and skew pre-compensation.