Multi-Level Signal Generator for Memory Interface Testing
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Current semiconductor memory devices face challenges in achieving high communication speeds between memory controllers and devices, particularly in generating multi-level signals for testing, which requires efficient signal generation and transmission with a higher signal-to-noise ratio while maintaining cost-effectiveness.
Innovation Solution
A multi-level signal generator is developed, comprising a receiving circuit, a setting circuit, a data bit generating circuit, and a digital-to-analog converter, which receives input data signals, generates internal bits based on command signals, and outputs multi-level signals with three or more voltage levels, enabling efficient testing of memory devices using existing test equipment.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Speed
If multi-level signaling is used to increase communication speed, then data transmission rate is improved, but signal-to-noise ratio deteriorates
Solution Approach 1:
A dedicated multi-level signal generator circuit is introduced as an intermediary component within the memory device. This generator converts standard two-level test signals into multi-level signals (PAM4, PAM8, etc.) internally, allowing the memory device to operate with multi-level signaling while test equipment continues to use conventional two-level signals. This mediator resolves the contradiction by enabling high-speed multi-level communication without requiring high-performance multi-level test equipment.
Solution Approach 2:
The signal generator internally transforms the voltage levels of incoming test signals, converting two-level input signals into multi-level output signals with higher data density. By changing the voltage level parameters from binary (2 levels) to multi-level (4, 8, or more levels), the system achieves higher communication speeds while maintaining compatibility with existing test equipment that operates at standard voltage levels.
2Adaptability or versatility
If multi-level signal generation is implemented, then testing capability is improved, but device complexity increases
Solution Approach 1:
The multi-level signal generator is designed to handle multiple signaling formats (PAM4, PAM8, and other multi-level schemes) through a unified circuit architecture. The generator can adapt to different multi-level requirements by configuring the number of voltage levels and corresponding data bit mappings, providing universal testing capability across various signaling standards without requiring separate dedicated circuits for each format.
Solution Approach 2:
The signal generator automatically determines the appropriate multi-level configuration based on the input test signal characteristics and memory device requirements. The circuit self-configures the voltage levels and data bit assignments, reducing the need for external control complexity and simplifying the overall testing system while maintaining enhanced testing capabilities.
3Ease of manufacture
If existing test equipment is used, then cost is reduced, but signal-to-noise ratio deteriorates
Solution Approach 1:
The memory device incorporates an internal multi-level signal generator that acts as a mediator between conventional two-level test equipment and the memory device's multi-level signaling interface. This allows existing cost-effective test equipment to be used while the internal generator creates the higher-quality multi-level signals needed for reliable high-speed testing, effectively decoupling the test equipment requirements from the memory device's signaling capabilities.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
The solution allows for cost-effective testing of memory devices with a higher signal-to-noise ratio, enabling the simultaneous testing of a large number of devices and efficient data transmission without increasing frequency or power, by generating multi-level signals from two-level input signals.
Implementation Method 1
The digital-to-analog converter generates an output data signal based on the first data bit and the at least one additional data bit. The output data signal is a multi-level signal having three or more voltage levels that are different from each other.
Data Source
AI summary
A multi-level signal generator includes a receiving circuit, a setting circuit, a data bit generating circuit and a digital-to-analog converter. The receiving circuit generates a first data bit based on an input data signal having two voltage levels that are different from each other. The setting circuit generates a flag signal based on a command signal. The flag signal is changed depending on an operation mode. The data bit generating circuit generates a plurality of internal bits based on the first data bit, selects at least one of the plurality of internal bits based on the flag signal, and outputs the selected internal bit as at least one additional data bit. The digital-to-analog converter generates an output data signal that is a multi-level signal having three or more voltage levels different from each other based on the first data bit and the at least one additional data bit.