Multilevel Signal-Line Encoding for Higher Bus Throughput
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Current computing systems face challenges in increasing data transfer rates over interface buses without escalating energy consumption, as faster clock speeds outpace DRAM transistor switching capabilities, leading to increased complexity and cost with special purpose, multi-level bus architectures.
Innovation Solution
Implementing a multilevel communication architecture that encodes multiple bitstreams into fewer multilevel signals, using pulse-amplitude modulation and data bus inversion techniques to drive multiple voltage levels on existing signal lines, reducing the need for additional I/O pins and maintaining energy efficiency.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Productivity
If special purpose, multi-level bus architectures are implemented to increase data transfer rates, then throughput is improved, but device complexity and cost increase
Solution Approach 1:
The patent applies universality by enabling existing binary bus architectures to perform multilevel communication functions through encoding schemes. The system uses multiple binary signal lines to represent more than two signal levels by combining multiple bits, allowing the same physical infrastructure to achieve higher throughput without requiring specialized multilevel hardware. This resolves the contradiction by making the bus architecture versatile enough to support both binary and multilevel operations.
Solution Approach 2:
The patent changes the parameter representation by encoding multiple bits into signal levels that exceed the traditional binary range. By using encoding schemes where combinations of binary bits represent extended signal levels (e.g., using 2 bits to represent 4 levels, or 3 bits to represent 8 levels), the system achieves multilevel communication capabilities through parameter transformation rather than hardware modification, thereby improving data transfer rate without increasing architectural complexity.
2Productivity
If additional I/O pins are added to support multi-level communication, then throughput increases, but cost and complexity increase
Solution Approach 1:
The patent applies merging by combining multiple binary signal lines to function collectively as a multilevel communication channel. Instead of adding separate I/O pins for multilevel signals, the system merges the functionality of existing binary pins through coordinated encoding and decoding schemes. Multiple binary signal lines are combined to represent extended signal levels, thereby achieving higher throughput without increasing the physical number of I/O pins required.
3Productivity
If clock speeds are increased to match faster data transition times, then data transfer rate improves, but energy consumption increases
Solution Approach 1:
The patent applies mechanics substitution by replacing the mechanical approach of increasing clock speeds with an information-theoretic approach using encoding schemes. Instead of relying on faster physical signal transitions driven by higher clock frequencies, the system uses logical encoding to pack more information into each signal transition. This substitution achieves higher data transfer rates through smarter data representation rather than brute-force speed increases, thereby reducing energy consumption while maintaining improved throughput.
Data Source
AI summary
Apparatuses and methods for multi-level communication architectures are disclosed herein. An example apparatus may include a driver circuit configured to convert a plurality of bitstreams into a plurality of multilevel signals. A count of the plurality of bitstreams is greater than count of the plurality of multilevel signals. The driver circuit further configured to drive the plurality of multilevel signals onto a plurality of signal lines using individual drivers. A driver of the individual drivers is configured to drive more than two voltages.