Multi-Level Voltage Gate Driver for SiC MOSFETs

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing gate driver technologies for silicon carbide (SiC) power devices face challenges in controlling the high switching speed of SiC MOSFETs, leading to issues such as electromagnetic interference (EMI), crosstalk, voltage and current overshoot, and reduced device lifetime due to fast switching transients, which are not effectively addressed by current methodologies like high gate resistance or snubber circuits.

Innovation Solution

A multi-level voltage gate driver system utilizing an adjustable voltage regulator and current sinking circuit, controlled by a microcontroller, which dynamically adjusts the gate drive signal to optimize switching speed and reduce EMI, allowing for real-time adjustment of slew rates without increasing energy losses.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Object-affected harmful factors

If high gate resistance or snubber circuits are used to control switching speed, then electromagnetic interference and voltage/current overshoot are reduced, but switching losses increase and device efficiency decreases

Engineering Contradiction:
Improveelectromagnetic interferenceVSAvoidswitching losses
Core Design Contradiction:
Object-affected harmful factorsVSLoss of energy

Solution Approach 1:

The gate driver dynamically adjusts the gate voltage in multiple stages: initially applying high voltage to quickly charge the gate capacitance and achieve fast switching, then reducing to a lower maintenance voltage to sustain the conducting state with minimal power consumption. This dynamic voltage adjustment resolves the contradiction by having fast switching only when necessary during transition, rather than continuously

Inventive Principle:
Principle #15Dynamics

Solution Approach 2:

The system changes the gate voltage parameter over time through multi-level control, transitioning from high voltage during switching transient to low voltage during steady state. This parameter change enables the system to achieve both fast switching (when high voltage is applied) and low losses (when voltage is reduced), resolving the contradiction between switching speed and energy efficiency

Inventive Principle:
Principle #35Parameter changes

2Productivity

If fast switching transients are used to improve switching frequency and reduce conduction losses, then device efficiency increases, but electromagnetic interference, crosstalk, and voltage/current overshoot increase

Engineering Contradiction:
Improveswitching frequencyVSAvoidelectromagnetic interference
Core Design Contradiction:
ProductivityVSObject-generated harmful factors

Solution Approach 1:

The gate driving process is segmented into distinct phases: turn-on phase with high voltage for fast switching, transition phase with voltage reduction, and steady-state phase with low maintenance voltage. This segmentation allows fast switching during the turn-on phase while minimizing EMI during the steady-state phase, resolving the contradiction between switching frequency and EMI

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The gate driver applies periodic voltage pulses with high amplitude during switching transitions and low amplitude during steady state. This periodic action pattern enables high switching frequency operation while limiting EMI generation to brief transition periods rather than continuous operation

Inventive Principle:
Principle #19Periodic action

3Device complexity

If conventional gate driver circuits are used, then circuit simplicity is maintained, but control flexibility over switching speed and slew rate is limited

Engineering Contradiction:
Improvecircuit simplicityVSAvoidcontrol flexibility
Core Design Contradiction:
Device complexityVSAdaptability or versatility

Solution Approach 1:

The gate driver circuit is designed to perform multiple functions: fast switching, EMI reduction, slew rate control, and adaptive voltage adjustment. By integrating these diverse functions into a single multi-level control system, the circuit achieves high adaptability while maintaining reasonable complexity, resolving the contradiction between simplicity and flexibility

Inventive Principle:
Principle #6Universality (Multi-functionality)

Data Source

PatentUS11728808B1Intelligent multi-level voltage gate driving system for semiconductor power devices
Publication Date: 2023.08.15 THE BOARD OF TRUSTEES OF THE UNIV OF ARKANSAS
  • US11728808B1 patent drawing
  • US11728808B1 patent drawing
  • US11728808B1 patent drawing

AI summary

An improved gate driver using a microcontroller (uC), a voltage selector (VS), an adjustable voltage regulator (AVR), and an auxiliary current sinking circuit (ACSC) to actively provide selectable drive signals either higher, lower or equal to the basic on voltage and off voltage drive signals for a selected semiconductor device thereby providing an active voltage-mode gate driver for actively speeding up or slowing both the on time and off time transitions of a semiconductor.