Multimedia Bridge Chip HDMI 2.0 to 2.1 Standard Conversion
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Updating systems-on-chip (SoCs) to implement new features in evolving multimedia communication standards, such as transitioning from HDMI 2.0 to HDMI 2.1, is time-consuming and expensive due to the need for new hardware, which can delay device releases.
Innovation Solution
A bridge chip is used to interface with an SoC compliant with a first multimedia communication standard, extract and re-encode data streams to comply with a second standard, enabling the transmission of data streams between devices with different standards, like HDMI 2.0 and HDMI 2.1, by converting video frames and metadata accordingly.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Adaptability or versatility
If a new SoC is designed to implement new features of a newer standard, then the new features are natively supported, but the development time and cost increase
Solution Approach 1:
A bridge chip is introduced as an intermediary device between the old SoC and the new standard requirements. The bridge chip receives data streams from the legacy SoC compliant with the first standard, processes and converts them, and outputs compliant data streams for the second standard, enabling new feature support without redesigning the entire SoC.
Solution Approach 2:
The system is divided into separate functional components: the legacy SoC handling core processing, and a dedicated bridge chip handling standard conversion. This segmentation allows independent updates and optimizations without requiring complete system redesign.
2Adaptability or versatility
If a new SoC is designed to implement new features of a newer standard, then the new features are natively supported, but the manufacturing cost increases
Solution Approach 1:
The bridge chip serves as a cost-effective intermediary that enables standard compliance without the high R&D and manufacturing costs associated with designing a completely new SoC. Existing legacy SoCs can continue to be manufactured while the bridge chip handles the conversion to newer standards.
Solution Approach 2:
Instead of creating entirely new hardware architecture, the bridge chip copies and adapts the data stream format from the first standard to the second standard, preserving the core functionality while achieving compliance with the new standard at lower cost.
3Adaptability or versatility
If data streams are converted between different multimedia standards, then compatibility between devices is improved, but processing latency may increase
Solution Approach 1:
The bridge chip is designed to perform conversions in advance where possible, buffering and pre-processing data streams to minimize real-time conversion delays. This preliminary action reduces the processing latency experienced during actual data transmission.
Solution Approach 2:
The patent replaces complex mechanical or hardware-based conversion mechanisms with optimized digital signal processing and software-based conversion algorithms, significantly reducing processing latency while maintaining compatibility.
Data Source
Figure 1~2A
Figure 2B~2C
Figure 3A
AI summary
A bridge chip receives a first data stream compliant with the first multimedia communication standard. The first data stream includes first video data of a first incoming video frame, second video data of a second incoming video frame, and information describing a transfer function for the second video data, the information included in a video blanking interval of the first incoming video frame. The bridge chip extracts information describing a transfer function for the second video data. The bridge chip then generates a second data stream compliant with the second multimedia communication standard. The second data stream includes the first video data in a first outbound video frame, the second video data in a second outbound video frame, and the extracted information describing the transfer function for the second video data. Finally, the generated second data stream is transmitted to a destination device.