Multi-Phase Receiver Background Calibration for Reliable Signal Detection
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
In high-speed chip-to-chip communication systems, existing methods struggle to accurately measure received signal amplitudes at optimal times due to interference and noise, leading to inefficiencies in power consumption and pin efficiency.
Innovation Solution
The implementation of dynamic circuit operations in sampling circuits that provide high-frequency peaking and wideband gain, along with cascaded samplers and decision feedback equalization, to enhance signal detection and compensation for channel characteristics.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If dynamic circuit operations with high-frequency peaking and wideband gain are implemented, then signal gain and noise immunity are improved, but power consumption increases
Solution Approach 1:
The patent implements dynamic circuit operations in the sampling circuits that provide high-frequency peaking and wideband gain. The circuits dynamically adjust their operation to enhance signal detection capability while managing power consumption through controlled dynamic behavior rather than static high-power operation
Solution Approach 2:
The patent changes operational parameters of the sampling circuits to achieve high-frequency peaking and wideband gain. By adjusting circuit parameters dynamically during operation, the system achieves improved signal gain and noise immunity without requiring continuously high power consumption
2Measurement precision
If cascaded samplers and decision feedback equalization are used, then measurement precision is improved, but device complexity increases
Solution Approach 1:
The patent employs cascaded samplers that divide the sampling function into multiple stages. Each sampler in the cascade performs a portion of the overall sampling and measurement function, allowing complex measurement tasks to be broken down into manageable segments that improve precision without overwhelming single-stage complexity
Solution Approach 2:
The patent implements decision feedback equalization where decisions made by one multi-phase receiver are fed back to adjust the operation of another receiver. This feedback mechanism improves measurement precision by compensating for errors and interference, while the structured feedback path manages complexity through systematic error correction
3Manufacturing precision
If background calibration is performed, then manufacturing precision is improved, but loss of time occurs during calibration
Solution Approach 1:
The patent performs background calibration that prepares and characterizes receiver parameters in advance during normal operation. By conducting calibration activities as preliminary actions during idle or low-activity periods, the system achieves precise manufacturing calibration without requiring dedicated calibration time that would interrupt normal operations
4Productivity
If multi-phase parallel receivers are used, then productivity is improved, but device complexity increases
Solution Approach 1:
The patent divides the data processing function into multiple parallel receivers operating in different phases. Each receiver handles a portion of the data stream, allowing overall productivity to increase through parallel processing while each individual receiver maintains manageable complexity
Solution Approach 2:
The patent combines the outputs and operations of multiple phase-interlocked receivers to achieve high-speed data processing. By merging the parallel processing paths in a coordinated manner, the system achieves improved throughput while managing complexity through unified control and integration
Data Source
AI summary
Methods and systems are described for receiving a plurality of signals in a signaling interval at a multi-input comparator (MIC), and responsively generating an analog linear combination of the received signals, amplifying the analog linear combination of the received signals using an integration stage, receiving the amplified differential voltage at two multi-phase receivers, each multi-phase receiver comprising one or more processing slices, each multi-phase receiver operating in a multi-phase processing path for processing the amplified differential voltage, wherein processing the amplified differential voltage includes generating output data decisions and phase-error information using a first multi-phase receiver of the two multi-phase receivers and selectively adjusting local speculative decision feedback equalization (DFE) slicing offsets of a second multi-phase receiver of the two multi-phase receivers according to the output data decisions generated by the first multi-phase receiver.