Multiple LSU Circuitry for Parallel Data Transfer
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Modern computing systems face performance inhibition due to limited data transfer rates and bandwidth, particularly in managing load and store instructions between processors and memory arrangements.
Innovation Solution
The implementation of a circuitry with multiple Load/Store Units (LSUs) connected via separate read and write buses allows for simultaneous execution of multiple load and store instructions, optimizing data transfer by utilizing the full bandwidth of each bus arrangement.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Productivity
If a single LSU is used to manage load/store instructions, then the device complexity is low, but the data transfer bandwidth is limited and system performance is inhibited
Solution Approach 1:
The system is divided into multiple independent LSU units (first LSU, second LSU, etc.), each capable of independently executing load/store instructions. This segmentation allows parallel data transfer operations through separate read and write buses, thereby increasing overall data transfer bandwidth while maintaining manageable complexity through modular design
Solution Approach 2:
Multiple LSU units are combined to work together in parallel, with each LSU having dedicated read and write buses. The merging of multiple data transfer paths enables simultaneous read and write operations, achieving higher aggregate bandwidth without requiring a single complex LSU to handle all operations alone
2Speed
If multiple LSUs with separate buses are implemented, then the data transfer speed is improved, but the device complexity increases
Solution Approach 1:
The data transfer infrastructure is segmented into separate read buses and write buses for each LSU unit. This segmentation allows simultaneous read and write operations to occur in parallel without interference, increasing data transfer speed while the modular bus arrangement keeps complexity manageable through clear separation of functions
Solution Approach 2:
The system transitions from a single-data-path architecture to a multi-dimensional parallel architecture with separate read and write buses operating in different dimensions simultaneously. This dimensional expansion enables concurrent data transfer operations, achieving higher speeds while the structured multi-dimensional layout provides clarity that mitigates complexity
3Productivity
If parallel load/store operations are enabled, then the productivity increases, but the risk of bus conflicts and data transfer errors increases
Solution Approach 1:
Data transfer operations are segmented into dedicated read buses and write buses, with each bus having a specific function. This functional segmentation eliminates conflicts between simultaneous read and write operations, maintaining high instruction throughput while ensuring data transfer reliability through clear separation of data flow directions
Solution Approach 2:
The separate read and write buses act as intermediaries that mediate between the LSUs and the memory arrangement. This intermediary structure enables parallel operations by providing dedicated communication channels for each operation type, increasing productivity while the mediation function ensures reliable data transfer by preventing direct conflicts
Data Source
AI summary
A circuitry for a computing system comprising a first load/store unit, LSU, and a second LSU as well as a memory arrangement. The first LSU is connected to the memory arrangement via a first bus arrangement comprising a first write bus and a first read bus. The second LSU is connected to the memory arrangement via a second bus arrangement comprising a second write bus and a second read bus. The computing system is arranged to carry out a multiple load instruction to read data via the first read bus and the second read bus and/or to carry out a multiple store instruction to write data via the first write bus and the second write bus.