Multiprocessor Messaging via External Memory and Independent Signaling
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
In multiprocessor systems, effective communication between multiple microprocessors is crucial for reliability, but existing systems often fail to ensure precise messaging, leading to errors and compromised reliability.
Innovation Solution
A multiprocessor system with an external memory system that includes independent signaling pathways and flag registers to coordinate message transmission between microprocessors, processing and prioritizing messages in temporary and prioritized storage areas to ensure efficient communication.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Productivity
If multiple microprocessors are utilized to increase efficiency, then productivity is improved, but reliability deteriorates due to communication errors between processors
Solution Approach 1:
An external memory system is introduced as an intermediary between multiple microprocessors to facilitate reliable message transmission. The memory system receives messages from one processor and delivers them to the destination processor, acting as a trusted mediator that ensures accurate communication and reduces direct processor-to-processor errors.
Solution Approach 2:
Flag registers are implemented to provide feedback mechanisms that track message transmission status. These flags enable processors to verify whether messages have been successfully received and processed, allowing for error detection and retransmission protocols that enhance overall system reliability.
2Reliability
If precise messaging systems are implemented to ensure reliable communication, then reliability is improved, but device complexity increases
Solution Approach 1:
The messaging system is segmented into distinct functional components: an external memory system for message storage and transmission, flag registers for status tracking, and prioritization logic for message handling. This segmentation allows each component to perform its function independently, simplifying the overall system architecture while maintaining reliability.
Solution Approach 2:
The external memory system serves as an intermediary that handles the complex tasks of message routing, storage, and transmission verification. By offloading these functions from the microprocessors themselves, the complexity is concentrated in a dedicated component rather than distributed across all processors, making the system more manageable.
3Reliability
If messages are temporarily stored in external memory system, then message transmission reliability is improved, but loss of time occurs due to additional storage and retrieval operations
Solution Approach 1:
Messages are pre-stored in the external memory system in a ready state before being needed by the destination processor. This preliminary action allows messages to be queued and organized in advance, so when a processor needs a message, it is already available for immediate retrieval, minimizing delay.
Solution Approach 2:
The external memory system provides localized storage specifically optimized for message transmission between processors. By dedicating specific memory regions for message storage with appropriate access characteristics, the system achieves fast retrieval times while maintaining the reliability benefits of external storage.
4Reliability
If independent signaling pathways are used for message coordination, then message transmission reliability is improved, but device complexity increases
Solution Approach 1:
The signaling system is segmented into independent pathways, each dedicated to specific processor communications. This segmentation allows each signaling pathway to operate independently without interference from other communications, ensuring reliability while keeping each individual pathway simple and manageable.
Data Source
AI summary
A multiprocessor system includes a first microprocessor and a second microprocessor. An external memory system is coupled to the first and second microprocessors and is configured to receive and temporarily store messages transferred between the first and second microprocessors. A first signaling pathway may be configured to send message transmission coordination signals from the first microprocessor to the second microprocessor. A second signaling pathway may be configured to send message transmission coordination signals from the second microprocessor to the first microprocessor. The first signaling pathway may be independent of the second signaling pathway. The first signaling pathway may be coupled to at least two flag registers associated with the second microprocessor. The second signaling pathway may be coupled to at least two flag registers associated with the first microprocessor.