Multi-Zone Power Substrate for Bottom-Cooled GaN Thermal Control

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Current power stage assemblies face challenges in thermal management and integration of semiconductor power switching devices, particularly for high current/high voltage GaN transistors, due to limited thermal pad area and parasitic effects from interconnect inductance, which hinder efficient heat dissipation and electrical performance.

Innovation Solution

A multi-zone substrate design is introduced, where one zone is optimized for thermal performance with a lower thermal resistance for mounting bottom-cooled semiconductor devices, and another zone is optimized for electrical performance with additional conductive layers for mounting driver components, allowing for improved thermal and electrical efficiency.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Temperature

If the thermal pad area is increased to improve heat dissipation, then thermal performance is improved, but parasitic inductance and resistance increase due to larger package size

Engineering Contradiction:
Improvethermal performanceVSAvoidparasitic inductance
Core Design Contradiction:
TemperatureVSObject-affected harmful factors

Solution Approach 1:

The substrate is divided into two distinct zones: a first zone optimized for thermal performance with enhanced thermal pad area and thermal vias, and a second zone optimized for electrical performance with minimized parasitic elements. This segmentation allows each zone to independently optimize its function without compromising the other.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

Different regions of the substrate are assigned different structural characteristics: the first zone under the power device features thick copper layers, high thermal conductivity materials, and dense thermal via arrays for thermal management, while the second zone features optimized trace routing and layer stacking for minimal parasitic inductance and resistance.

Inventive Principle:
Principle #3Local quality

2Power

If multiple GaN transistors are mounted in close proximity to provide high current capability, then power density is improved, but thermal management becomes more difficult due to limited thermal pad area

Engineering Contradiction:
Improvepower densityVSAvoidthermal management
Core Design Contradiction:
PowerVSTemperature

Solution Approach 1:

The substrate utilizes multiple conductive layers stacked in the vertical dimension, with thick copper layers at different heights providing both electrical connectivity and thermal conduction pathways. This three-dimensional thermal management approach allows heat dissipation without increasing the horizontal footprint, enabling higher power density.

Inventive Principle:
Principle #17Another dimension (Dimensionality change)

3Adaptability or versatility

If a single substrate is used for both power devices and driver components, then integration is improved, but optimizing both thermal and electrical performance simultaneously becomes difficult

Engineering Contradiction:
ImproveintegrationVSAvoidperformance optimization
Core Design Contradiction:
Adaptability or versatilityVSReliability

Solution Approach 1:

The integrated substrate is segmented into functionally distinct zones: the first zone handles power device mounting with thermal optimization, while the second zone handles driver component mounting with electrical performance optimization. This functional segmentation enables simultaneous optimization of both thermal and electrical characteristics within a single integrated substrate.

Inventive Principle:
Principle #1Segmentation

Applied Scientific Principles

This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.

Function Achieved in This Case

This design enhances thermal performance by reducing thermal resistance and maintains electrical performance, enabling more efficient heat dissipation and layout flexibility while reducing manufacturing complexity.

Implementation Method 1

a first zone comprising electrical connections and a thermal pad for mounting the at least one bottom-cooled semiconductor switching device, the first zone comprising a layer structure optimized for thermal performance

Methodology Applied
Scientific EffectThermal conduction: Conduction (thermal)

Data Source

PatentUS20230282540A1Substrates for power stage assemblies comprising bottom-cooled semiconductor power switching devices
Publication Date: 2023.09.07 GAN SYST INC
  • US20230282540A1 patent drawing
  • US20230282540A1 patent drawing
  • US20230282540A1 patent drawing

AI summary

A multi-zone substrate for a power stage assembly comprising at least one bottom-cooled semiconductor power switching device and driver components, for integration on a common substrate. A first zone provides electrical connections and a thermal pad for mounting at least one bottom-cooled semiconductor switching device, the first zone comprising dielectric and conductive layers which provide a power substrate optimized for thermal performance. A second zone provides electrical connections for mounting driver components, the second zone comprising dielectric and conductive layers providing a driver substrate optimized for electrical performance. For example, the first zone comprises a single layer metal interconnect structure with a first thermal resistance, the second zone comprises a multi-layer metal interconnect structure with a second thermal resistance, the first thermal resistance being less than the second thermal resistance. The power stage assembly may comprise a multi-zone substrate configured for a single switch, half-bridge or full-bridge switch topology.