N-Phase Clock Recovery Circuit for CSI-2 Link Calibration
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
As computing systems become more complex, the interconnect architecture to couple and communicate between components increases in complexity to meet bandwidth requirements, but existing technologies struggle to balance performance with power savings, particularly in mobile ecosystems where performance is often sacrificed for power efficiency.
Innovation Solution
The implementation of a multicore processor architecture with asymmetric cores and advanced interconnects, such as MIPI CSI-2 and DSI interfaces, that utilize training sequences during blanking intervals to ensure robust channel communication and energy-efficient data transmission, including 3-Phase and 4-Phase clock recovery circuits for improved data bandwidth and power efficiency.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Productivity
If complex interconnect architecture is used to meet bandwidth requirements, then data bandwidth is improved, but power consumption increases
Solution Approach 1:
The system dynamically switches between different operating modes (3-phase and 4-phase) based on data patterns and power requirements. The clock recovery circuit adapts its phase sampling timing dynamically to optimize power consumption while maintaining data bandwidth requirements.
Solution Approach 2:
The invention changes the operating parameters by using multiple phase configurations (3-phase vs 4-phase) and adjusting clock recovery timing. This allows the system to optimize the balance between data bandwidth and power consumption by selecting appropriate parameter settings based on actual needs.
2Reliability
If advanced clock recovery circuits are implemented, then data transmission reliability is improved, but device complexity increases
Solution Approach 1:
The clock recovery circuit acts as an intermediary that extracts timing information from the data signal itself. By using the data transitions as the clock source, the system achieves reliable synchronization without requiring a separate complex clock distribution network.
Solution Approach 2:
The same data signal serves dual purposes: carrying information and providing clock timing. The n-phase clock recovery circuit universally handles both data transmission and clock synchronization functions, reducing overall device complexity while maintaining reliability.
Data Source
Figure 1
Figure 2
Figure 3
AI summary
Apparatus, methods, and systems are herein described for providing a method for calibrating a channel by employing a training sequence during at least one blanking interval. In one embodiment, an apparatus includes a first control logic to send a command to generate a predetermined data pattern during at least one blanking interval. In addition, the apparatus includes a second control logic to determine whether a received data pattern matches the predetermined data pattern. The calbration is performed for instance between a camera image sensor and an SOC device connected via a CSI2 link.