NAND Flash Cell Readout Using 8-Bit ADCs for Higher Bit Density
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Current flash memory technologies face limitations in storing multiple bits of data per cell, leading to reduced storage density and increased error rates, especially in portable devices where power efficiency and data integrity are crucial.
Innovation Solution
The implementation of multi-level cell (MLC) flash memory systems that use analog-to-digital converters to store and retrieve data values with higher resolution than the original bit representation, allowing for 6, 8, or more bits of information per cell, and dynamically adjust cell resolution based on parameters like temperature, usage, and error levels.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Quantity of substance
If multi-level cell flash memory is used to store more bits per cell, then storage density increases, but error rates increase
Solution Approach 1:
The patent segments the analog voltage range into multiple discrete levels, where each level represents a specific data value. By dividing the continuous voltage spectrum into distinct segments (e.g., 0-1V for '0', 1-2V for '1'), the system achieves high storage density while maintaining reliability through clear boundary definitions that reduce misinterpretation errors.
Solution Approach 2:
The patent changes the parameter representation from binary (0/1) to multi-level analog voltage values. Each memory cell stores data as a specific voltage level within a defined range, allowing multiple bits to be encoded in a single cell. This parameter transformation enables higher storage density while the discrete level structure maintains data integrity.
2Measurement precision
If higher resolution analog-to-digital conversion is used, then data precision improves, but device complexity increases
Solution Approach 1:
The patent applies partial precision by using sufficient but not excessive bit resolution. Instead of using full 8-bit or higher resolution for all conversions, the system uses the minimum necessary precision (e.g., 6 bits) to distinguish between the required number of voltage levels. This reduces converter complexity while maintaining adequate data precision for the application.
Solution Approach 2:
The patent transforms the analog voltage parameter into digital representation with optimized precision. By changing from continuous analog values to discrete digital levels with appropriate bit depth, the system achieves the necessary measurement precision for multi-level cell operation while keeping the digital conversion complexity manageable through standardized ADC implementations.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This approach enhances storage density, reliability, and reduces data error rates, enabling higher performance and increased integration while minimizing electromagnetic noise and system costs.
Implementation Method 1
Each memory cell is adapted to receive charge during a write operation to an analog voltage corresponding to a data value
Implementation Method 2
An analog-to-digital converter converts the analog voltage from each memory cell into a digital representation of the analog voltage during a read operation of each cell
Data Source
AI summary
A system and method, including computer software, for storing digital information uses multiple NAND flash memory cells. Each memory cell is adapted to receive charge during a write operation to an analog voltage that corresponds to a data value having a binary representation of more than 4 bits. An analog-to-digital converter converts the analog voltage from each memory cell into a digital representation of the analog voltage during a read operation of each cell.