NAND Flash Boot Sequence Auto-Detection

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Current methods for accessing software and codes from NAND flash memory during the boot procedure are costly and inflexible, as they often require additional memory types or redesigns, especially when switching between different NAND flash memory capacities.

Innovation Solution

An automatic detection procedure for identifying the read command sequence applicable to any type of NAND flash memory, using an auxiliary memory to store a code that determines the correct read command sequence and data bus width, allowing for flexible and cost-effective access without manual software modifications or hardware redesigns.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If NOR flash memory is used for boot procedure to access NAND flash memory, then the controller can access software and codes, but the cost increases and software updates are required when changing memory capacity

Engineering Contradiction:
Improveboot procedure reliabilityVSAvoidmemory capacity adaptability
Core Design Contradiction:
ReliabilityVSAdaptability or versatility

Solution Approach 1:

The controller automatically detects the read command sequence type by testing different command sequences (00-30, 00-33, 00-39, 00-3B) and identifying which one generates an acknowledgment signal from the NAND flash memory. This self-detection mechanism eliminates the need for manual configuration or software updates when changing memory capacity, allowing the system to adapt automatically.

Inventive Principle:
Principle #25Self-service

Solution Approach 2:

The invention changes the parameter being detected from memory capacity to command sequence type. By detecting which read command sequence (differentiated by the second byte: 30, 33, 39, or 3B) the NAND flash memory responds to, the system indirectly determines the appropriate access mode without needing to know the exact memory capacity or type beforehand.

Inventive Principle:
Principle #35Parameter changes

2Reliability

If OneNand flash memory is used to integrate NAND, SRAM and logic chip, then boot procedure can be implemented, but the cost increases and hardware redesign is required when replacing memory type

Engineering Contradiction:
Improveboot procedure reliabilityVSAvoidhardware configuration complexity
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The invention extracts the automatic detection function from complex integrated solutions like OneNand and implements it using only the existing controller and NAND flash memory components. By taking out the detection logic and implementing it as a standalone automatic testing mechanism, the system avoids the need for additional SRAM chips or complex integrated memory solutions.

Inventive Principle:
Principle #2Taking out (Extraction)

3Reliability

If manual software modification is performed to update read command sequence when changing NAND flash memory capacity, then correct access is achieved, but time and cost are consumed

Engineering Contradiction:
Improvememory access accuracyVSAvoidsoftware update time
Core Design Contradiction:
ReliabilityVSLoss of time

Solution Approach 1:

The invention performs preliminary automatic detection of the read command sequence type during the boot procedure before any software execution or memory access operations. By detecting the command sequence type (00-30, 00-33, 00-39, or 00-3B) in advance, the system prepares the correct access mode beforehand, eliminating the need for subsequent software updates or manual modifications.

Inventive Principle:
Principle #10Preliminary action

Data Source

PatentUS8656089B2Electronic device, memory controlling method thereof and associated computer-readable storage medium
Publication Date: 2014.02.18 XUESHAN TECH INC
  • US8656089B2 patent drawing
  • US8656089B2 patent drawing
  • US8656089B2 patent drawing

AI summary

An electronic device including a NAND flash memory, an auxiliary memory, and a controller is provided. A code for detecting a read command sequence of the NAND flash memory is stored in the auxiliary memory. During a boot procedure of the electronic device, the controller reads the code from the auxiliary memory and executes the code to obtain the read command sequence of the NAND flash memory, so as to access content stored in the NAND flash memory according to the read command sequence.