Dynamic Read Voltage Calibration for NAND Flash Memory
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
NAND flash based storage systems face issues with fail bit count due to mismatch between read voltage and threshold voltage, which can be exacerbated by factors like read disturb and temperature changes, requiring frequent recalibration to maintain optimal read voltages.
Innovation Solution
Implementing a combination of time-based and input/output operations per second (IOPS) sampling to dynamically adjust read voltages, allowing for real-time calibration of NAND read voltages by tracking bit error rates and triggering recalibration based on specific thresholds and intervals, thereby minimizing fail bits and maintaining performance.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If frequent recalibration is performed to maintain optimal read voltages, then reliability is improved, but productivity deteriorates due to increased calibration overhead
Solution Approach 1:
The patent implements dynamic calibration interval adjustment based on monitored bit error rates. When error rates remain below thresholds for extended periods, calibration intervals are extended; when error rates exceed thresholds, intervals are shortened. This dynamic adaptation optimizes the balance between maintaining calibration accuracy and minimizing calibration overhead impact on storage system throughput.
Solution Approach 2:
The system continuously monitors bit error rates during read operations and uses this feedback to trigger recalibration events. The calibration controller receives error rate information from the memory device and adjusts calibration timing accordingly, creating a closed-loop control system that maintains reliability while reducing unnecessary calibrations that would impact productivity.
2Measurement precision
If read voltage calibration is performed during high stress conditions, then measurement precision is improved, but device complexity increases due to additional monitoring and control mechanisms
Solution Approach 1:
The memory device performs self-diagnosis by monitoring its own bit error rates during normal read operations. The calibration controller within the device autonomously determines when recalibration is needed based on pre-set thresholds, eliminating the need for external monitoring systems and reducing overall device complexity while maintaining measurement precision.
Solution Approach 2:
The system changes operational parameters (calibration timing) based on monitored conditions (bit error rates). By using error rate thresholds as triggers for calibration events, the system achieves precise measurement of memory health without requiring complex continuous monitoring, simplifying the control mechanism while maintaining detection accuracy.
Data Source
AI summary
A variety of applications can include apparatus and/or methods of operating the apparatus that include a memory device having read levels that can be calibrated. A calibration controller implemented with the memory device can trigger a read level calibration based on inputs from one or more trackers monitoring parameters associated with the memory device and a determination of an occurrence of at least one event from a set of events related to the monitored parameters. The monitored parameters can include parameters related to a selected time interval and measurements of read, erase, or write operations of the memory device. Additional apparatus, systems, and methods are disclosed.