NAND SSD Quick Boot via Null Data Region Segmentation
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Conventional SSDs face challenges in initializing and updating boot data stored in NAND-based memory media due to the serial interface and inability to reprogram memory cells without erasing entire blocks, leading to bit errors and inefficiencies in error correction.
Innovation Solution
The memory controller invalidates and updates boot data by overwriting the first region with null data to indicate bit errors, allowing the SSD to store boot data in NAND-based memory without erasing, and then writes updated data to a new region, avoiding bit errors and enabling efficient quick boot operations.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Ease of manufacture
If boot data is stored in NAND-based memory media, then manufacturing costs and power requirements are reduced by eliminating RAM, but bit errors occur and error correction becomes inefficient due to the serial interface and inability to reprogram without erasing blocks
Solution Approach 1:
The patent divides the NAND memory into multiple regions: a first region for storing boot data and a second region for storing null data. This segmentation allows the system to manage boot data updates without requiring full block erasure, thereby maintaining reliability while using NAND memory.
Solution Approach 2:
The patent pre-allocates a second region in the NAND memory specifically for storing null data that will invalidate boot data. This preliminary preparation enables efficient boot data updates by simply writing null data to the predetermined location, avoiding the need for complex error correction procedures.
2Adaptability or versatility
If boot data is updated in NAND-based memory by reprogramming, then data can be updated, but entire blocks must be erased first causing bit errors and inefficiencies
Solution Approach 1:
The patent segments the NAND memory into a first region for boot data and a second region for null data. This allows updates to be performed by simply writing to the second region without erasing the first region, eliminating the time-consuming block erasure process.
Solution Approach 2:
The patent creates a copy mechanism where null data is written to a predetermined second region to invalidate boot data in the first region. This copying approach allows rapid invalidation without affecting the original boot data, enabling fast updates.
3Ease of operation
If NOR flash is used for storing initialization information, then random access interface enables efficient updates, but storage capacity is lower and cost is higher compared to NAND flash
Solution Approach 1:
The patent segments NAND memory into dedicated regions for boot data and null data, enabling update operations similar to NOR flash by writing to a predetermined location without erasing the entire block. This achieves NOR-like update efficiency using cheaper NAND memory.
Solution Approach 2:
The patent changes the operational parameters of NAND memory by implementing a specific data structure with valid/invalid indicators and predetermined regions. This allows NAND memory to operate with random access update characteristics typically associated with NOR flash, while maintaining NAND's cost and capacity advantages.
Data Source
Figure 1
Figure 2A~2D
Figure 3
AI summary
Several embodiments of memory devices and related methods for initializing such memory devices based on initialization information stored in NAND-based memory media. In one embodiment, a memory device can include a controller operably coupled to the memory media. The controller is configured to determine whether the initialization information stored at a region of the memory media is valid, initialize the memory device based at least in part on the initialization information when valid, and invalidate the initialization information stored at the region of the memory media by writing to the region of the memory media without first erasing the region of the memory media.