Vertical Nanowire Cell Interfaces for Stable Electrical Measurements
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing cell interfacing platforms face challenges such as inconsistent manufacturing yields, reliance on specific and expensive substrates, uneven etching speeds, and weak cell/microelectrode interaction, leading to unreliable and difficult-to-interpret signal measurements.
Innovation Solution
A top-down manufacturing process is used to create vertical nanowires on a bulk substrate without an active layer, involving controlled deposition of silicon and selective silicification, allowing precise control over nanowire height and access line thickness, ensuring consistent electrical characteristics and reproducibility.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Duration of action of stationary object
If planar microelectrode arrays are used to avoid cell damage, then cell survival is improved, but signal amplitude is degraded due to weak cell/microelectrode interaction
Solution Approach 1:
The patent transitions from planar microelectrode arrays to three-dimensional nanowire arrays. The nanowires extend vertically into the cell culture medium, creating multiple interaction points along their length. This dimensional change enables simultaneous non-invasive cell attachment and strong electrical coupling, resolving the contradiction between cell survival and signal amplitude.
Solution Approach 2:
The nanowire structure creates locally enhanced electrical interaction zones where cells attach to individual nanowires. Each nanowire-cell contact point provides strong electrical coupling while the overall array maintains non-invasive characteristics. This local quality enhancement allows high signal amplitude without compromising cell survival.
2Manufacturing precision
If vertical nanowire arrays are fabricated on substrates with active layers, then nanowire height can be controlled, but manufacturing yield is reduced due to uneven etching speeds and thickness variations
Solution Approach 1:
The patent removes the problematic active layer from the substrate, working directly with bulk substrates. This extraction eliminates the source of thickness variations and uneven etching speeds, allowing consistent nanowire fabrication across large substrate areas while maintaining precise height control through controlled etching processes.
Solution Approach 2:
The patent performs preliminary substrate preparation by selecting bulk substrates with uniform properties before the nanowire fabrication process. This preliminary action ensures consistent etching behavior across the entire substrate, enabling high manufacturing yield while maintaining precise nanowire height control throughout production.
3Measurement precision
If glass micropipette electrodes are used for high quality measurements, then measurement precision is improved, but cell survival is reduced due to micropipette penetration
Solution Approach 1:
The patent replaces the invasive point-contact micropipette approach with a three-dimensional array of nanowires that extend into the culture medium. Cells can attach to nanowires without being penetrated or damaged, maintaining both high measurement quality and cell survival through this dimensional transition from point-contact to distributed surface contact.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This approach enables stable, reproducible platforms with reliable electrical measurements, supporting long-term cell survival and industrial scalability, while allowing integration on various substrates including transparent and flexible materials.
Implementation Method 1
deposition of a silicon layer
Implementation Method 2
deposition of a silicon layer
Implementation Method 3
silicification of the access lines and nanowires
Data Source
Figure 1~2
Figure 3~4
Figure 5~6
AI summary
The invention relates to a method for producing a platform for cellular interfacing, the platform being produced on a predetermined bulk substrate, the method being a top-down method. According to the invention, such a method comprises the following steps in order: - creation (E10) of vertical nanowires on the bulk substrate; - deposition (E30) of a layer of Si; - creation (E40) of lines for accessing the nanowires; - selective silicidation (E50) of the lines for accessing the nanowires; - metal structuration (E60) of the access lines; - deposition (E60) of an insulating layer for liquid measurement; - selective removal (E70) of the insulating layer on the nanoprobes.