Nested-Loop Silicon ALD for Void-Free High-Aspect-Ratio Fill

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Conventional semiconductor processing methods struggle to maintain the integrity of high aspect ratio features by preventing the formation of seams and voids during material deposition, leading to structural flaws in integrated circuits.

Innovation Solution

A method involving intermittent inhibition and etching operations is employed, using nitrogen-containing precursors like ammonia to form a nitrogen-containing material on the feature's upper portion, followed by silicon-containing atomic layer deposition and subsequent etching to ensure conformal fill without seams or voids, utilizing a plasma-enhanced process to control deposition and etching cycles.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Manufacturing precision

If conventional atomic layer deposition is used to fill high aspect ratio features, then material deposition can be achieved, but seams and voids form in the deposited material

Engineering Contradiction:
Improveconformality of deposited materialVSAvoidseam and void formation
Core Design Contradiction:
Manufacturing precisionVSObject-generated harmful factors

Solution Approach 1:

The deposition process is segmented into multiple cycles, each consisting of deposition followed by inhibition and/or etching. This segmentation allows controlled material placement in stages, preventing seam and void formation that occurs in single-step conventional ALD.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The patent employs periodic inhibition and etching operations interspersed between deposition cycles. This periodic action creates a rhythmic process where material is deposited, then selectively removed or inhibited in upper regions, repeated over multiple cycles to achieve uniform conformal fill.

Inventive Principle:
Principle #19Periodic action

2Productivity

If the aspect ratio of features increases, then device scaling is enabled, but maintaining structural integrity during processing becomes more difficult

Engineering Contradiction:
Improvedevice scaling capabilityVSAvoidstructural integrity during processing
Core Design Contradiction:
ProductivityVSReliability

Solution Approach 1:

The inhibition and etching operations are applied locally to the upper portions of high aspect ratio features, while the lower portions receive full deposition. This local differentiation allows the process to adapt to the specific needs of different regions within the same structure.

Inventive Principle:
Principle #3Local quality

Solution Approach 2:

Inhibition and etching operations are performed between deposition cycles as preliminary actions to prepare the feature structure for the next deposition step, preventing structural defects before they can form.

Inventive Principle:
Principle #10Preliminary action

3Productivity

If device features get smaller, then integration density increases, but controlling material formation and removal becomes more challenging

Engineering Contradiction:
Improveintegration densityVSAvoidcontrol of material formation and removal
Core Design Contradiction:
ProductivityVSManufacturing precision

Solution Approach 1:

The process parameters for inhibition and etching are optimized to provide feedback control over material formation and removal at the nanoscale, enabling precise control even as feature sizes decrease and integration density increases.

Inventive Principle:
Principle #23Feedback

Applied Scientific Principles

This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.

Function Achieved in This Case

This approach enables seamless and void-free gap filling of high aspect ratio features, ensuring high conformality and reducing structural defects in semiconductor devices.

Implementation Method 1

contacting the substrate with a nitrogen-containing precursor... forming plasma effluents of the nitrogen-containing precursor... form a nitrogen-containing material on an upper portion of the one or more features

Methodology Applied
Scientific EffectChemical Vapour Deposition: Chemical Vapour Deposition

Implementation Method 2

performing a silicon-containing atomic layer deposition (ALD) process... deposit a silicon-containing material in the one or more features

Methodology Applied
Scientific EffectAtomic Layer Deposition: Chemical Vapour Deposition

Implementation Method 3

The silicon-containing ALD process may be plasma-enhanced... forming plasma effluents of the nitrogen-containing precursor... forming plasma effluents of the etchant precursor

Methodology Applied
Scientific EffectPlasma: Plasma

Implementation Method 4

etching a portion of the silicon-containing material from an upper portion of the one or more features... providing an etchant precursor... contacting the substrate with the etchant precursor... etch a portion of the silicon-containing material

Methodology Applied
Scientific EffectChemical Etching:

Data Source

PatentUS20250369113A1Nested-loop atomic layer deposition with inhibition and/or etch
Publication Date: 2025.12.04 APPLIED MATERIALS INC
  • US20250369113A1 patent drawing
  • US20250369113A1 patent drawing
  • US20250369113A1 patent drawing

AI summary

Exemplary methods of semiconductor processing may include i) performing an inhibition operation on a substrate disposed within a processing region of a semiconductor processing chamber. The substrate may define one or more features characterized by an aspect ratio of greater than or about 30:1. The methods may include ii) performing a silicon-containing atomic layer deposition (ALD) process. The silicon-containing ALD process may deposit a silicon-containing material in the one or more features. The methods may include iii) etching a portion of the silicon-containing material from an upper portion of the one or more features. The methods may include iv) repeating operations i) through iii) for a plurality of cycles.