Nested Shunt Resistor Structure for Compact Semiconductor Packaging

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing semiconductor devices require a chip and a shunt resistor that are parallel and tiled, leading to a challenge in reducing their occupied area.

Innovation Solution

The semiconductor device adjusts the positional relationship between the semiconductor chip and the shunt resistor structure, accommodating the chip within the resistor structure's space, thereby reducing the device's area.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Area of stationary object

If the semiconductor chip and shunt resistor are arranged in parallel and tiled configuration, then the electrical connection is simple, but the occupied area is large

Engineering Contradiction:
Improveoccupied areaVSAvoidstructural complexity
Core Design Contradiction:
Area of stationary objectVSDevice complexity

Solution Approach 1:

The semiconductor chip is placed inside the accommodating space formed by the connecting part of the shunt resistor structure, creating a nested configuration where one component is housed within another. This nesting approach significantly reduces the overall occupied area compared to parallel tiling while maintaining functional integrity

Inventive Principle:
Principle #7Nested doll (Nesting)

Solution Approach 2:

The invention transitions from a two-dimensional parallel tiling arrangement to a three-dimensional nested structure by utilizing the accommodating space of the shunt resistor's connecting part to house the semiconductor chip, thereby reducing the footprint area

Inventive Principle:
Principle #17Another dimension (Dimensionality change)

2Area of stationary object

If the semiconductor chip is placed inside the accommodating space of the shunt resistor structure, then the occupied area is reduced, but the manufacturing complexity increases

Engineering Contradiction:
Improveoccupied areaVSAvoidmanufacturing ease
Core Design Contradiction:
Area of stationary objectVSEase of manufacture

Solution Approach 1:

The shunt resistor structure is pre-formed with an integrated accommodating space in its connecting part before the semiconductor chip is installed. This preliminary structuring simplifies the final assembly process by providing a ready-made housing that guides chip placement and reduces alignment complexity

Inventive Principle:
Principle #10Preliminary action

3Reliability

If the first plastic package covers the shunt resistor structure and semiconductor chip, then the sealing integrity is improved, but the heat dissipation capability may be affected

Engineering Contradiction:
Improvesealing integrityVSAvoidheat dissipation
Core Design Contradiction:
ReliabilityVSTemperature

Solution Approach 1:

The first plastic package is designed as a thin-film encapsulation that provides adequate sealing protection for the semiconductor chip and shunt resistor structure while maintaining thermal conductivity. The thin-film structure allows heat to pass through effectively while still providing environmental protection

Inventive Principle:
Principle #30Flexible shells and thin films

Data Source

PatentUS20250286029A1Semiconductor device
Publication Date: 2025.09.11 SUZHOU NOVOSENSE MICROELECTRONICS CO LTD
  • US20250286029A1 patent drawing
  • US20250286029A1 patent drawing
  • US20250286029A1 patent drawing

AI summary

The present invention discloses a semiconductor device, the semiconductor device comprises a semiconductor chip and a shunt resistor structure, the semiconductor chip comprises a plurality of conductive terminals, the shunt resistor structure comprises a main part and a connecting part, the connecting part is connected to the end of the main part to form an accommodating space, where the semiconductor chip is located in. The technical solution provided by this application can reduce the occupied area of the semiconductor device.