Network Aggregation System With Hibernation State Management

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Current data center network aggregation systems are inefficient in terms of size, power consumption, and cost, and lack effective solutions for reducing spoofing attacks and ensuring network security.

Innovation Solution

The proposed system employs a network aggregation method with a segmented Ethernet Media Access Control (MAC) architecture, integrated microcontrollers for secure communication, and a fault-resilient unicast routing mechanism, enabling efficient packet switching and secure management processor communication within a tree-like or graph topology, reducing the need for additional routers and minimizing power usage.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Use of energy by stationary object

If traditional data center network aggregation systems are used, then network connectivity and data transmission are achieved, but system size, power consumption, and cost increase

Engineering Contradiction:
Improvepower consumptionVSAvoidnetwork connectivity
Core Design Contradiction:
Use of energy by stationary objectVSReliability

Solution Approach 1:

The patent combines multiple network functions (routing, switching, MAC control) into a single integrated network aggregation system, eliminating the need for separate routers and reducing overall system size and power consumption while maintaining full network connectivity capabilities

Inventive Principle:
Principle #5Merging (Combining)

Solution Approach 2:

The network aggregation system performs multiple functions simultaneously including packet routing, switching, MAC address management, and spoofing prevention, allowing a single system to replace traditional multi-component architectures and reduce power consumption

Inventive Principle:
Principle #6Universality (Multi-functionality)

2Reliability

If redundant processing units and MAC controllers are assigned for fault tolerance, then system reliability improves, but device complexity increases

Engineering Contradiction:
Improvefault toleranceVSAvoidsystem complexity
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The management processor automatically detects connectivity faults and dynamically reassigns MAC addresses and routing paths without manual intervention, maintaining fault tolerance while simplifying system operation and reducing complexity compared to manually configured redundant systems

Inventive Principle:
Principle #25Self-service

3Use of energy by stationary object

If address remapping is implemented for hibernation state, then power consumption during idle periods is reduced, but address management complexity increases

Engineering Contradiction:
Improveidle power consumptionVSAvoidaddress management
Core Design Contradiction:
Use of energy by stationary objectVSDevice complexity

Solution Approach 1:

The management processor automatically handles address remapping when main processors enter hibernation state, dynamically reassigning their MAC addresses to the management processor without manual configuration, thereby reducing idle power consumption while keeping address management transparent and simple

Inventive Principle:
Principle #25Self-service

4Object-affected harmful factors

If segmented MAC architecture with integrated microcontrollers is used, then security against spoofing attacks is enhanced, but manufacturing complexity increases

Engineering Contradiction:
Improvespoofing attack resistanceVSAvoidmanufacturing complexity
Core Design Contradiction:
Object-affected harmful factorsVSEase of manufacture

Solution Approach 1:

The system segments MAC address management into separate management processor functions, isolating security-critical address assignment from general processing, which enhances spoofing attack resistance while allowing standardized manufacturing of processing units

Inventive Principle:
Principle #1Segmentation

Data Source

PatentEP3070894B1Multiprocessor system with hibernation state
Publication Date: 2018.07.25 III HOLDINGS 2 LLC
  • EP3070894B1 patent drawingFigure 1A
  • EP3070894B1 patent drawingFigure 1B
  • EP3070894B1 patent drawingFigure 2

AI summary

A system is disclosed comprising one or more main processors (905) that go into a hibernation state when not active; and a management processor (906) that does not go into the hibernation state. The system further includes one or more ports having respective addresses. The port addresses are remapped to the management processor when the one or more main processors are in the hibernation state.