Network Device Packet Generating Circuit Dynamic Idle Byte Insertion
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Conventional network devices face challenges in generating packets for high-speed networks like 40 GHz Ethernet or 100 GHz Ethernet, particularly in inserting a fixed number of idle bytes between packets, which is impractical and difficult to implement effectively.
Innovation Solution
A network device comprising a packet generating circuit and an inter-packet gap (IPG) generating circuit that dynamically adjusts the number of idle bytes inserted between packets, allowing the end of packet and start of packet to occur at different cycles, thereby reducing circuit costs and meeting IEEE 802.3 standards.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Ease of manufacture
If a conventional network device generates a fixed number of idle bytes between packets, then the device structure is simple, but it is difficult to implement and does not meet the requirements of high-speed networks
Solution Approach 1:
The patent implements a dynamic idle byte generation mechanism where the number of idle bytes is not fixed but dynamically adjusted based on packet timing requirements. The idle byte generator responds to control signals that determine how many idle bytes to insert, allowing the system to adapt to varying network conditions and timing requirements while maintaining a relatively simple overall structure.
2Adaptability or versatility
If the number of idle bytes between packets is dynamically adjusted, then the adaptability to network requirements is improved, but the device complexity increases
Solution Approach 1:
The patent divides the idle byte generation function into separate modular components: an idle byte generator that produces the idle bytes, a control signal generator that determines when and how many idle bytes to insert, and a packet assembler that combines packets with idle bytes. This segmentation allows each component to be independently optimized and reduces overall system complexity despite the dynamic behavior.
Solution Approach 2:
The system uses the packet end signal and timing information from the packet generator to automatically control the idle byte generation without requiring external intervention. The control signal generator self-adjusts the number of idle bytes based on the timing between packet ends and the next packet start, making the system self-regulating and reducing control overhead.
3Productivity
If end of packet and start of packet occur at the same cycle, then the data throughput is maximized, but it is very difficult to implement the packet generation scheme
Solution Approach 1:
The patent prepares idle bytes in advance during the packet transmission period. The idle byte generator continuously or pre-generates idle bytes that are buffered and ready for insertion when the packet ends. This preliminary preparation allows the system to quickly transition from packet transmission to idle byte insertion and back to the next packet without complex real-time coordination, effectively achieving high throughput with manageable complexity.
Data Source
AI summary
A method used in a network device for outputting data to a bus with a data bus width at each cycle includes: using a packet generating circuit for generating idle data after an end of packet for a packet at a cycle and generating a start of packet for a next packet at a different cycle; and using an inter-packet gap (IPG) generating circuit for receiving data transmitted from the packet generating circuit, dynamically writing the received data into the buffer, and inserting a gap of idle data between the end of packet and the start of packet according to the end of packet and the idle data generated by the packet generating circuit.