Network Device I/O Transfer Through Selective Packet Splitting

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Current methods for input/output transfer in network devices are inefficient, particularly in network devices with high packet arrival rates, leading to cache bottlenecks and increased reliance on main memory access, which undermines the benefits of direct cache access.

Innovation Solution

A method and system for selectively transferring packets or portions of packets to a processing unit based on packet attributes, allowing direct access to the processing unit for some packets while storing others in main memory, thereby optimizing cache usage and reducing storage needs.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Speed

If data is stored in main memory before processing, then data transfer capacity is sufficient, but processing speed decreases due to expensive main memory access operations

Engineering Contradiction:
Improveprocessing speedVSAvoidmain memory storage requirement
Core Design Contradiction:
SpeedVSQuantity of substance

Solution Approach 1:

The packet is divided into a first portion and a second portion. The first portion is sent directly to the processing unit for immediate processing, while the second portion is stored in main memory. This segmentation allows critical processing to occur without waiting for complete packet assembly in memory, thereby improving processing speed while maintaining sufficient storage capacity for the second portion.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The electronic device determines based on packet attributes whether the packet should be split before the complete packet is fully received or processed. This preliminary decision enables the system to prepare for partial processing in advance, allowing the first portion to be processed immediately while the second portion is stored, thus improving processing speed without requiring all data to be in main memory first.

Inventive Principle:
Principle #10Preliminary action

2Productivity

If all packets are sent directly to the processing unit, then processing efficiency improves, but cache bandwidth becomes bottlenecked

Engineering Contradiction:
Improvepacket processing efficiencyVSAvoidcache bandwidth utilization
Core Design Contradiction:
ProductivityVSLoss of energy

Solution Approach 1:

Different portions of the packet are treated differently: the first portion is sent directly to the processing unit for immediate processing, while the second portion is stored in main memory. This local differentiation allows critical processing to occur with high priority while reducing the bandwidth burden on the cache by storing less time-sensitive data in main memory.

Inventive Principle:
Principle #3Local quality

Solution Approach 2:

Instead of sending the entire packet directly to the processing unit (excessive action that would bottleneck cache bandwidth), only the first portion that requires immediate processing is sent directly. The second portion is stored in main memory, providing a partial action that maintains processing efficiency for critical data while reducing cache bandwidth consumption.

Inventive Principle:
Principle #16Partial or excessive action

3Reliability

If packets are processed completely by the processing unit, then processing accuracy is maintained, but storage requirements increase

Engineering Contradiction:
Improveprocessing accuracyVSAvoidstorage requirement
Core Design Contradiction:
ReliabilityVSQuantity of substance

Solution Approach 1:

The packet is segmented into a first portion and a second portion. The first portion is processed by the processing unit to maintain processing accuracy for critical data, while the second portion is stored in main memory rather than being loaded into cache, thereby reducing storage requirements while preserving processing reliability for the most important packet components.

Inventive Principle:
Principle #1Segmentation

Data Source

PatentUS12425351B2Method and system for efficient input/output transfer in network devices
Publication Date: 2025.09.23 TELEFONAKTIEBOLAGET LM ERICSSON (PUBL)
  • US12425351B2 patent drawing
  • US12425351B2 patent drawing
  • US12425351B2 patent drawing

AI summary

Methods and systems for selective access to a processing unit are described. An electronic device that is coupled with the processing unit for processing packets is described. The electronic device is operative to receive a packet; determine based on one or more attributes of the packet that the packet is to be split; and responsive to determining that the packet is to be split, splitting the packet into a first portion and a second portion, where the first portion is to be processed by the processing unit and the second portion is to be stored without being processed by the processing unit; sending the first portion of the packet toward the processing unit for processing; and storing the second portion of the packet.