NIC Packet Analysis via Dual-Stage Chipset Segmentation

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

High-speed network traffic exceeding 1 Gbps poses challenges in efficient traffic analysis and processing, as existing technologies often require detailed inspection of all packets, leading to resource wastage and potential loss of information when traffic is divided for analysis, especially at 10 Gbps speeds.

Innovation Solution

A network interface card device with a packet reception unit, a first chipset for initial analysis to determine if a second, detailed analysis is needed, and a second chipset for performing the detailed analysis on selected packets, along with a ternary content addressable memory (TCAM) for rule-based classification and processing, allowing for real-time analysis without analyzing every packet.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Measurement precision

If detailed inspection of all packets is performed, then measurement precision of traffic analysis is improved, but productivity of high-speed traffic processing deteriorates

Engineering Contradiction:
Improvetraffic analysis precisionVSAvoidtraffic processing speed
Core Design Contradiction:
Measurement precisionVSProductivity

Solution Approach 1:

The patent segments traffic analysis into two distinct stages: a first analysis stage that processes all packets at high speed to identify candidates, and a second detailed analysis stage that processes only selected packets. This segmentation allows the system to maintain high processing throughput while still performing detailed inspection on packets that require it, thus resolving the contradiction between measurement precision and productivity.

Inventive Principle:
Principle #1Segmentation

2Productivity

If traffic is divided for analysis, then productivity of processing is improved, but loss of information increases

Engineering Contradiction:
Improveprocessing efficiencyVSAvoidpacket information completeness
Core Design Contradiction:
ProductivityVSLoss of information

Solution Approach 1:

The patent performs a preliminary first analysis on all packets before detailed processing, using classification rules to identify which packets require second analysis. This preliminary action ensures that no potentially important information is lost during the division of traffic for parallel processing, while still maintaining high productivity through selective detailed analysis of only those packets that pass the initial classification criteria.

Inventive Principle:
Principle #10Preliminary action

3Measurement precision

If deep packet inspection is performed on all packets, then measurement precision is improved, but use of energy increases

Engineering Contradiction:
Improvepacket inspection accuracyVSAvoidsystem energy consumption
Core Design Contradiction:
Measurement precisionVSUse of energy by moving object

Solution Approach 1:

The patent applies partial action by performing deep packet inspection only on a subset of packets that are selected through the first analysis and classification process, rather than inspecting all packets in detail. This approach maintains measurement precision for packets that require it while significantly reducing overall energy consumption by avoiding unnecessary deep inspection of packets that can be handled by the faster first analysis stage.

Inventive Principle:
Principle #16Partial or excessive action

Data Source

PatentUS8644308B2Network interface card device and method of processing traffic using the network interface card device
Publication Date: 2014.02.04 ELECTRONICS & TELECOMM RES INST
  • US8644308B2 patent drawing
  • US8644308B2 patent drawing
  • US8644308B2 patent drawing

AI summary

Disclosed are a network interface card device and a traffic processing method using the network interface card device, the method including receiving a packet from a network, determining, by a first chipset, whether a detailed analysis is performed by verifying the received packet, and analyzing in detail, by a second chipset, with respect to a packet using the detailed analysis.