Nitride Dummy Layer Prevents Dishing in Semiconductor CMP
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Conventional semiconductor manufacturing processes suffer from dishing defects and unwanted metal residues during the planarization of dielectric layers, leading to short circuits and compromised electrical performance, particularly in areas with few or no poly gate structures.
Innovation Solution
A method involving the use of a nitride pattern as a dummy stop layer to prevent over-polishing and residue formation, where a nitride layer is patterned to expose dielectric layers in high-density poly gate areas and encapsulated in dielectric deposition, ensuring complete profiles and removing poly gates to form metal gates without defects.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Manufacturing precision
If chemical mechanical polishing (CMP) is used to planarize the contact etch stop layer (CESL) and dielectric layers, then the surface flatness is improved, but dishing defects occur in areas without or with few poly gate structures
Solution Approach 1:
A nitride layer is formed and patterned before the CMP process to create dummy nitride structures in areas that would otherwise be prone to dishing. This preliminary action provides a reference surface that prevents excessive polishing and dishing defects during the subsequent CMP step, while maintaining the desired surface flatness in functional areas.
2Reliability
If CMP is performed to achieve complete profiles of gates and dielectric layers, then the electrical performance is improved, but unwanted metal residues remain in dishing areas
Solution Approach 1:
The patterned nitride layer acts as an intermediary structure during the CMP process. It provides a controlled stop point that prevents over-polishing in non-functional areas, thereby avoiding the creation of dishing defects that would subsequently trap metal residues. This intermediary layer is later removed, having served its protective function during manufacturing.
3Manufacturing precision
If the nitride layer is patterned to expose dielectric layer in first area and form dummy nitrides in second area, then dishing is prevented, but the process complexity increases
Solution Approach 1:
The nitride layer is selectively patterned with different features in different areas: in the first area (with poly gates), the nitride is removed to expose the dielectric layer for proper gate formation, while in the second area (without poly gates), dummy nitride structures are retained to prevent dishing during CMP. This local differentiation optimizes the outcome for each specific region without requiring completely separate processing lines.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This approach effectively prevents dishing and residue issues, enhancing electrical performance and production yield while maintaining consistent electrical characteristics, such as capacitance, in semiconductor devices.
Implementation Method 1
the step of planarizing the contact etch stop layer (CESL) by chemical mechanical polishing (CMP)
Data Source
AI summary
A method for manufacturing a semiconductor device and a device manufactured using the same are provided. According to a method approach of the embodiment, a substrate having at least a first area with a plurality of polysilicon gates and a second area adjacent to the first area is provided. A contact etch stop layer (CESL) over the polysilicon gates of the first area is formed, and the CESL extends to the second area. Then, a dielectric layer is formed on the CESL, and a nitride layer is formed on the dielectric layer. The nitride layer is patterned to expose the dielectric layer in the first area and to form a pattern of dummy nitrides on the dielectric layer in the second area.