Nonlinear Logic Gate Reconfiguration for Flexible Logic Operations

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Current computer architectures rely on inefficient conversion processes for fundamental logic operations, such as AND, OR, and XOR, which are often performed numerous times, indicating a need for more direct and flexible implementations.

Innovation Solution

A logic gate system utilizing a nonlinear updater and comparator to dynamically configure various logic gates by applying nonlinear functions to input signals based on control signals, allowing for the implementation of multiple logic operations using a single nonlinear system.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Productivity

If conventional logic gates (AND, OR, XOR) are used for fundamental logic operations, then the operations can be performed, but the conversion process is inefficient and requires multiple gates for sequences of operations

Engineering Contradiction:
Improveefficiency of logic operationsVSAvoidnumber of gates required
Core Design Contradiction:
ProductivityVSDevice complexity

Solution Approach 1:

The patent implements a universal logic gate system where a single nonlinear system can perform multiple logic operations (AND, OR, XOR, and sequences thereof) by dynamically reconfiguring its transfer function in response to control signals, eliminating the need for separate dedicated gates for each operation type

Inventive Principle:
Principle #6Universality (Multi-functionality)

Solution Approach 2:

The patent employs a dynamic reconfiguration mechanism where the logic gate's transfer function can be changed in real-time based on control signals, allowing the same physical gate to adapt its behavior for different logic operations and sequences, thereby reducing the overall number of gates needed

Inventive Principle:
Principle #15Dynamics

2Adaptability or versatility

If multiple dedicated logic gates are used for different logic operations, then each operation has a fixed implementation, but the system lacks flexibility for dynamic reconfiguration

Engineering Contradiction:
Improveflexibility of logic gate implementationVSAvoidnumber of different gate types
Core Design Contradiction:
Adaptability or versatilityVSDevice complexity

Solution Approach 1:

The patent creates a universal logic gate that can perform AND, OR, XOR, and sequential logic operations through dynamic reconfiguration of its transfer function, replacing the need for multiple specialized gate types with a single adaptable gate

Inventive Principle:
Principle #6Universality (Multi-functionality)

Solution Approach 2:

The patent changes the parameters of the transfer function dynamically in response to control signals, allowing the logic gate to switch between different logic operations by modifying its characteristic curve rather than requiring different physical gate structures

Inventive Principle:
Principle #35Parameter changes

Data Source

PatentUS7973566B2Logic based on the evolution of nonlinear dynamical systems
Publication Date: 2011.07.05 CDI2 LLC
  • US7973566B2 patent drawing
  • US7973566B2 patent drawing
  • US7973566B2 patent drawing

AI summary

A logic gate implements logical expressions. A least one logic gate input receives at least one input logic gate signal and at least one control signal. At least one output for produces a logic gate output signal. A nonlinear updater operates as a dynamically configurable element to produce a plurality of different logic gates as selected by the control signal. The nonlinear updater includes a nonlinear updater output. The nonlinear updater is configured to apply a nonlinear function to the input logic gate signal to produce the nonlinear updater output signal representing a logical expression being implemented by one of the plurality of different logic gates on the input logic gate signal. A comparator includes a comparator input that is adapted to receive a reference threshold value for producing the logical gate output signal based on a comparison of the nonlinear output signal to the reference threshold value.