Nonvolatile Memory Programming via Concurrent Page Data Loading
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
The increasing number of program operations in semiconductor memory devices leads to delays due to the time required between operations, particularly when handling large data files, as existing technologies do not effectively optimize the programming process to reduce these delays.
Innovation Solution
A method and system for programming nonvolatile memory that involves loading and processing multiple page data sets during a first program operation, utilizing cache latches and data latches to efficiently transfer and dump data, and a memory controller that selects between normal and dump modes to manage data transmission and storage, allowing for simultaneous processing of multiple data bits across memory cells.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Speed
If multiple program operations are performed sequentially in existing semiconductor memory systems, then data can be stored reliably, but the operating speed decreases due to delay time between program operations
Solution Approach 1:
The patent loads page data for a second program operation into cache latches during the execution of a first program operation. This preliminary loading of data in advance allows the second program operation to start immediately after the first completes, eliminating idle wait time and improving overall operating speed.
Solution Approach 2:
The patent enables continuous data processing by overlapping the data loading phase of one program operation with the execution phase of another. The cache latches continuously receive and hold page data while program operations execute, ensuring no time is lost between operations and maintaining continuous useful action.
2Productivity
If page data is loaded and processed during program operations, then data storage capacity is utilized, but the complexity of data management increases
Solution Approach 1:
The patent introduces cache latches as an intermediary data storage element between the external interface and the memory array. These cache latches temporarily hold page data for multiple program operations, simplifying data management by decoupling the complexity of sequential operations from the data loading process and enabling more efficient programming throughput.
Data Source
AI summary
According to example embodiments, a nonvolatile memory includes a plurality of memory cells and a plurality of bit lines respectively connected to the plurality of memory cells, and a method of programming the nonvolatile memory includes loading data to the nonvolatile memory for a first program operation, starting the first program operation on the plurality of memory cells, based on the loaded data, and loading at least two page data to the nonvolatile memory before the first program operation is completed. The at least two page data include first page data and second page data for a second program operation following the first program operation. The first page data and the second page data respectively correspond to a first bit and a second bit to be programmed at a memory cell among the plurality of memory cells.