Non-Volatile Memory Arrays for Data Retention During Power Loss

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Volatile memory devices lose data upon power loss, leading to inefficiencies and data loss during power interruptions, especially when interacting with slower non-volatile memory arrays.

Innovation Solution

Implementing a system with a memory manager that writes data from a volatile memory region to a first non-volatile memory array and a second non-volatile memory array with lower write latency, ensuring data is quickly transferred and retained during power interruptions.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If data is written from volatile memory to a non-volatile memory array, then data retention during power loss is improved, but write latency increases

Engineering Contradiction:
Improvedata retentionVSAvoidwrite latency
Core Design Contradiction:
ReliabilityVSLoss of time

Solution Approach 1:

The patent divides the non-volatile memory system into multiple arrays with different write latency characteristics. The memory manager segments data writing operations, directing time-critical data to faster arrays and less time-sensitive data to slower arrays, thereby balancing data retention reliability with write speed requirements

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The patent changes the parameter of write latency by selecting from multiple non-volatile memory arrays with different performance characteristics. The memory manager dynamically selects which array to write to based on the urgency of the data, effectively changing the write latency parameter to match system needs

Inventive Principle:
Principle #35Parameter changes

2Reliability

If multiple non-volatile memory arrays are used, then data survivability during power interruptions is improved, but device complexity increases

Engineering Contradiction:
Improvedata survivabilityVSAvoidmemory system complexity
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The memory manager serves multiple functions: it manages data placement across different non-volatile memory arrays, handles power interruption detection, and coordinates data restoration. This multi-functionality consolidates what could be separate complex systems into a single management unit, reducing overall device complexity while maintaining data survivability

Inventive Principle:
Principle #6Universality (Multi-functionality)

3Reliability

If a quicker non-volatile memory array is used for emergency data transfer, then data loss during power failures is reduced, but system cost increases

Engineering Contradiction:
Improvedata loss preventionVSAvoidsystem cost
Core Design Contradiction:
ReliabilityVSEase of manufacture

Solution Approach 1:

The patent applies local quality by using faster non-volatile memory arrays only for specific time-critical data operations, while slower arrays handle less time-sensitive data. This selective approach ensures data loss prevention where needed without incurring the full cost of high-speed memory across the entire system, optimizing the balance between reliability and manufacturing cost

Inventive Principle:
Principle #3Local quality

Data Source

PatentUS10318205B2Managing data using a number of non-volatile memory arrays
Publication Date: 2019.06.11 HEWLETT PACKARD ENTERPRISE DEV LP
  • US10318205B2 patent drawing
  • US10318205B2 patent drawing
  • US10318205B2 patent drawing

AI summary

A method for managing data using a number of non-volatile memory arrays is described. The method includes writing data from a volatile memory region to a first non-volatile memory array. The method also includes writing a remaining portion of the data from the volatile memory region to a second non-volatile memory array in response to detecting that an event has occurred. The second non-volatile memory array has a lower write latency than the first non-volatile memory array.