NVDIMM Data Copy via Error Signal Interception

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Computing devices face data loss due to catastrophic errors or power loss, as volatile memory loses data when the device shuts down, leading to interruptions and loss of critical information.

Innovation Solution

Implementing a system with non-volatile dual in-line memory modules (NVDIMMs) that include a self-contained backup system, media controller, and a micro uninterruptible power supply (UPS) to copy data from volatile memory to non-volatile memory, delaying system shutdown and ensuring data persistence through firmware and integrated circuits that intercept error signals and trigger data transfer during shutdown delay.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Speed

If volatile memory is used for data storage, then data access speed is improved, but data loss occurs during power loss or catastrophic errors

Engineering Contradiction:
Improvedata access speedVSAvoiddata persistence
Core Design Contradiction:
SpeedVSReliability

Solution Approach 1:

The patent combines volatile memory (DRAM) and non-volatile memory (Flash) into a single memory module, creating a hybrid system that leverages the speed of volatile memory and the persistence of non-volatile memory. The module includes both memory types along with a power management IC and backup power source integrated together.

Inventive Principle:
Principle #5Merging (Combining)

Solution Approach 2:

The system performs preliminary data copying from volatile memory to non-volatile memory when a power loss or catastrophic error is detected. The backup power source activates to enable this data transfer before complete power loss occurs, ensuring data persistence.

Inventive Principle:
Principle #10Preliminary action

2Reliability

If data copying to non-volatile memory is implemented, then data persistence is improved, but device complexity increases

Engineering Contradiction:
Improvedata persistenceVSAvoidmemory module structure
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The patent implements a nested structure where the non-volatile memory, power management IC, and backup power source are integrated within the memory module housing. The power management IC further nests the backup power source (capacitor or battery) within its structure, creating a compact hierarchical arrangement.

Inventive Principle:
Principle #7Nested doll (Nesting)

Solution Approach 2:

The memory module serves multiple functions: it provides high-speed volatile memory storage, persistent non-volatile storage, power management during normal operation, and automatic data backup during power loss events. This multi-functionality reduces the need for separate components.

Inventive Principle:
Principle #6Universality (Multi-functionality)

3Reliability

If micro UPS is integrated, then data transfer during power loss is improved, but manufacturing cost increases

Engineering Contradiction:
Improvedata transfer during power lossVSAvoidmanufacturing cost
Core Design Contradiction:
ReliabilityVSEase of manufacture

Solution Approach 1:

The patent employs inexpensive, short-lived power sources such as capacitors or small batteries as backup power sources. These components are designed to provide only temporary power sufficient for data copying during power loss events, not for continuous operation. The capacitor-based solution is particularly cost-effective as capacitors are inexpensive and require no replacement.

Inventive Principle:
Principle #27Cheap short-living objects (Disposable)

Data Source

PatentUS10846219B2Data copy to non-volatile memory
Publication Date: 2020.11.24 HEWLETT PACKARD ENTERPRISE DEV LP
  • US10846219B2 patent drawing
  • US10846219B2 patent drawing
  • US10846219B2 patent drawing

AI summary

A system and method for a computing device having a processor, a memory module including volatile memory for random access memory (RAM), and an integrated circuit to intercept an error signal from the processor, the intercept delaying a system shutdown of the computing device. Firmware is executed by the processor to copy contents of the volatile memory to a non-volatile memory during the delay of the system shutdown.