NVM Algorithm Generator for Timing and Power Parameter Extraction
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing systems lack an efficient method for generating a control algorithm for non-volatile memory (NVM) modules, particularly for repair operations, which is crucial for ensuring proper read and write operations and addressing the specific timing and power parameters of NVM modules.
Innovation Solution
A system and method that utilize a memory view generator to parse a Liberty file, generating a memory view file that identifies ports and their operations, and an NVM algorithm generator to create a control algorithm with ordered operations for asserting read and program conditions of a strobe port, ensuring safe values are set to prevent unintended operations.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If a control algorithm is generated without considering specific timing and power parameters, then the generation process is simpler, but the reliability of read and write operations deteriorates
Solution Approach 1:
The system changes parameters by extracting timing and power parameters from the Liberty file and incorporating them into the control algorithm generation process. This ensures the algorithm accounts for specific timing constraints and power characteristics of the NVM module, improving operational reliability without requiring manual parameter adjustment.
Solution Approach 2:
The system creates a memory view that copies the essential characteristics and parameters of the NVM module from the Liberty file. This memory view serves as a simplified representation that captures timing and power parameters, enabling the algorithm generator to work with a manageable model rather than the full complex device specification.
2Productivity
If manual control algorithm generation is used, then customization and precision are improved, but productivity and ease of operation deteriorate
Solution Approach 1:
The system performs self-service by automatically extracting timing and power parameters from the Liberty file and generating the control algorithm without requiring manual intervention. The algorithm generator autonomously processes the memory view and Liberty file to produce the complete control algorithm, eliminating manual steps while maintaining precision.
Solution Approach 2:
The system replaces manual mechanical processes with automated computational processes. Instead of manually creating control algorithms, the system uses computer-based extraction and generation mechanisms to automatically produce the algorithm from the Liberty file and memory view, significantly improving productivity.
3Manufacturing precision
If timing and power parameters are not extracted from the Liberty file, then the processing steps are reduced, but manufacturing precision deteriorates
Solution Approach 1:
The system extracts timing and power parameters from the Liberty file by analyzing the memory view and identifying relevant parameter information. This extraction process isolates the critical timing and power characteristics from the broader device specification, enabling precise control algorithm generation without processing unnecessary complexity.
Data Source
AI summary
An NVM algorithm generator that evaluates a Liberty file characterizing an NVM module and a memory view of the NVM module that identifies ports and associated operations of the NVM module to generate a control algorithm. The control algorithm includes a read algorithm that includes an order of operations for assigning values to ports of the NVM module to assert a read condition of a strobe port, executing a memory read on the NVM module and setting values to the ports on the NVM module to assert a complement of a program condition. The control algorithm also includes a program algorithm that includes an order of operations for assigning values to ports of the NVM module to assert the program condition of the strobe port, executing a memory write and setting values to the ports on the NVM module to assert the complement of the program condition.


