Non-Volatile Memory Power Drop Immunity via Autonomous Suspend
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Non-volatile memory devices, such as flash EEPROM, are vulnerable to temporary and short power drops, which can lead to data loss and device failure due to their inability to autonomously protect themselves against voltage fluctuations within standard power specifications.
Innovation Solution
A mechanism is implemented in memory circuits to detect supply voltage drops, suspend operations, and resume them when the voltage stabilizes, using a detection mechanism that monitors voltage levels and activates a suspend mechanism to freeze operations during power drops, allowing for autonomous protection against temporary power fluctuations.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If non-volatile memory devices operate without protection mechanisms, then device complexity is reduced and ease of operation is improved, but reliability deteriorates due to vulnerability to power drops
Solution Approach 1:
The patent implements a detection mechanism that monitors supply voltage levels before power drops cause data loss. When a voltage threshold is detected, the system proactively suspends memory operations and waits for voltage stabilization, preventing harmful effects before they occur. This preliminary detection and suspension approach resolves the contradiction by adding targeted protection only when needed.
Solution Approach 2:
The memory device autonomously monitors its own supply voltage and automatically suspends or resumes operations based on detected voltage conditions without requiring external intervention. The device serves itself by detecting power anomalies and taking corrective action, which adds reliability through self-protection while minimizing the need for complex external protection circuits.
2Reliability
If the memory circuit continuously monitors voltage levels and suspends operations during drops, then reliability is improved, but productivity decreases due to operation interruptions
Solution Approach 1:
The patent applies partial action by monitoring voltage levels continuously but suspending operations only when voltage drops below a specific threshold. This selective suspension approach ensures data integrity during critical power drops while minimizing interruptions to normal operations, thereby balancing reliability improvement with productivity maintenance.
Solution Approach 2:
The system continuously monitors supply voltage and uses this feedback to dynamically control operation suspension and resumption. When voltage stabilizes above the threshold, the system automatically resumes suspended operations, ensuring data integrity while minimizing productivity loss by resuming operations as soon as safe conditions return.
3Object-affected harmful factors
If voltage detection and suspension mechanisms are added, then immunity against power drops is improved, but device complexity increases
Solution Approach 1:
The detection mechanism and suspension logic are integrated into the existing memory control circuitry, allowing the same control unit to perform both normal memory operations and power drop detection/suspension functions. This multi-functionality approach provides comprehensive protection against voltage fluctuations while avoiding the need for separate dedicated protection circuits, thus limiting the increase in device complexity.
Data Source
AI summary
A mechanism is presented memory circuits, such a NAND-type flash memories, to autonomously protect themselves from temporary and short power drops. A detection mechanism looks for the supply voltage to drop below a function voltage for a period of time. When such an event occurs, a suspend mechanism is activated, and after completing the last micro-operation (such as a program pulse) the memory freezes. When power is again stable at an operational level, the suspended operation is resumed. The memory controller can then be notified upon occurrence of such voltage drop by polling a special status bit. Examples of how the pausing can be implemented include altering of clock signals and suspending sub-phases of larger operations.