Non-Volatile Memory Power Management via State Signal Coordination

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

In portable communication devices with flash memory, increased workload on the CPU and high maximum instantaneous power consumption lead to potential errors due to power supply issues, and scaling up non-volatile memory devices can decrease data processing speed due to increased loading capacitance.

Innovation Solution

A method where each non-volatile memory device controls its operation or non-operation based on a state signal, with a power management control circuit generating and transmitting this signal to other devices to manage power usage and determine the order of operations, ensuring only a specified number of devices operate simultaneously.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Productivity

If multiple non-volatile memory devices operate simultaneously to increase data processing performance, then productivity is improved, but power consumption increases and may cause power supply errors

Engineering Contradiction:
Improvedata processing performanceVSAvoidpower consumption
Core Design Contradiction:
ProductivityVSUse of energy by moving object

Solution Approach 1:

The power management control circuit receives operation indication signals from non-volatile memory devices, counts the number of operating devices, compares the count with a reference value, and generates state signals fed back to control the operation of memory devices based on the comparison result, thereby dynamically adjusting power consumption according to actual operational needs

Inventive Principle:
Principle #23Feedback

Solution Approach 2:

Non-volatile memory devices autonomously determine their operation or non-operation based on state signals received from other memory devices, enabling self-regulation of power consumption without requiring centralized control, thus improving both power efficiency and data processing performance

Inventive Principle:
Principle #25Self-service

2Productivity

If the number of non-volatile memory devices increases to enhance data processing performance, then productivity is improved, but loading capacitance of the interface increases and data processing speed decreases

Engineering Contradiction:
Improvedata processing performanceVSAvoiddata processing speed
Core Design Contradiction:
ProductivityVSSpeed

Solution Approach 1:

A dedicated channel serves as an intermediary communication path between non-volatile memory devices, allowing them to exchange state signals and coordinate operations independently of the main data interface, thereby preventing interface loading capacitance from increasing while still enabling multiple devices to operate simultaneously

Inventive Principle:
Principle #24Intermediary (Mediator)

Solution Approach 2:

The communication interface is segmented into a main data interface and a separate dedicated control channel, allowing state signal transmission to occur independently from data transfer operations, thus avoiding increased loading capacitance on the main interface while enabling coordinated operation of multiple memory devices

Inventive Principle:
Principle #1Segmentation

3Productivity

If simultaneous operations on flash memory devices occur to increase data processing performance, then productivity is improved, but maximum instantaneous power consumption increases

Engineering Contradiction:
Improvedata processing performanceVSAvoidmaximum instantaneous power consumption
Core Design Contradiction:
ProductivityVSPower

Solution Approach 1:

The power management control circuit dynamically adjusts the number of simultaneously operating memory devices by receiving operation indication signals, counting active devices, comparing with reference values, and generating appropriate state signals to control operation timing, thereby optimizing power consumption based on real-time operational conditions

Inventive Principle:
Principle #15Dynamics

Solution Approach 2:

Non-volatile memory devices operate in periodic batches rather than all simultaneously, with operation timing determined by state signals that coordinate periodic operation cycles, thus reducing peak power consumption while maintaining overall data processing performance through distributed periodic operations

Inventive Principle:
Principle #19Periodic action

Data Source

PatentUS10331366B2Method of operating data storage device and method of operating system including the same
Publication Date: 2019.06.25 SAMSUNG ELECTRONICS CO LTD
  • US10331366B2 patent drawing
  • US10331366B2 patent drawing
  • US10331366B2 patent drawing

AI summary

A method of operating a data storage device configured to allow a plurality of non-volatile memory devices, including a first non-volatile memory device and second non-volatile memory devices, to lead control of power consumption. The method includes receiving, by each of the second non-volatile memory devices, a state signal indicating operation or non-operation of the first non-volatile memory device and determining, by each of the second non-volatile memory device, whether to operate based on the state signal.