NVMe Storage Link Speed and Width Dynamic Adjustment

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing NVMe storage interfaces do not dynamically adjust IO link speeds, IO link widths, or power states based on workload demands, leading to inefficient power management and performance balancing.

Innovation Solution

Implementing a calibration scheme to determine bandwidth capabilities for various combinations of IO link speeds, IO link widths, and power states, and using these determinations to dynamically adjust the configuration of storage devices to balance power and performance.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Productivity

If NVMe storage devices operate at high IO link speeds and widths to maximize data throughput, then performance is improved, but power consumption increases

Engineering Contradiction:
Improvedata throughputVSAvoidpower consumption
Core Design Contradiction:
ProductivityVSUse of energy by moving object

Solution Approach 1:

The patent implements dynamic adjustment of IO link speeds and widths based on real-time workload demands. The system transitions from static high-performance configuration to dynamic configuration that adapts link parameters (speed and width) according to actual data throughput requirements, thereby reducing power consumption during low-demand periods while maintaining high performance when needed

Inventive Principle:
Principle #15Dynamics

Solution Approach 2:

The patent changes operational parameters (IO link speed and link width) of the storage device based on measured bandwidth utilization. By adjusting these parameters dynamically - lowering them when bandwidth utilization is below thresholds and maintaining high values when utilization exceeds thresholds - the system optimizes the trade-off between power consumption and data throughput

Inventive Principle:
Principle #35Parameter changes

2Use of energy by moving object

If NVMe storage devices use multiple power states to manage power consumption, then power efficiency is improved, but the complexity of managing and switching between states increases

Engineering Contradiction:
Improvepower efficiencyVSAvoidpower state management complexity
Core Design Contradiction:
Use of energy by moving objectVSDevice complexity

Solution Approach 1:

The patent employs feedback mechanisms where the system continuously monitors bandwidth utilization metrics and uses this feedback to automatically adjust power states and link parameters. This closed-loop control simplifies power state management by replacing complex manual or heuristic-based state switching with automated decisions driven by real-time performance measurements

Inventive Principle:
Principle #23Feedback

Solution Approach 2:

The storage system performs self-adjustment of its power state and link configuration based on internal monitoring of bandwidth utilization. The system serves itself by automatically transitioning between power states and link parameters without external intervention, reducing the complexity burden on the host system while maintaining optimal power efficiency

Inventive Principle:
Principle #25Self-service

3Productivity

If IO link configuration is statically set to high performance, then data throughput is maintained, but power is wasted during low-utilization periods

Engineering Contradiction:
Improvedata throughput consistencyVSAvoidenergy waste
Core Design Contradiction:
ProductivityVSLoss of energy

Solution Approach 1:

The patent applies partial action by adjusting IO link parameters to match actual workload requirements rather than maintaining full capacity continuously. When bandwidth utilization falls below certain thresholds, the system reduces link speed or width to partial capacity, eliminating excessive power consumption during low-utilization periods while ensuring sufficient capacity is available when demand increases

Inventive Principle:
Principle #16Partial or excessive action

Data Source

PatentUS20250045219A1Techniques to balance power and performance for access to a storage device
Publication Date: 2025.02.06 INTEL CORP
  • US20250045219A1 patent drawing
  • US20250045219A1 patent drawing
  • US20250045219A1 patent drawing

AI summary

Examples include techniques associated with causing a change to a configuration to access a storage device based on determined bandwidth capabilities for read and write transactions to the storage device and based on a determined needed bandwidth to complete monitored read and write transactions to the storage device. The configuration to be based, at least in part, on coupling to the storage device via a storage interface over a serial bus and the configuration to include a link width for the serial bus, a link speed for the serial bus, or a power state to operate the storage device.