NVRAM Pass Gate Security Access Mechanism

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing systems face challenges in providing secure access to non-volatile random access memory (NVRAM) due to power efficiency concerns and susceptibility to unauthorized reading/writing, with existing solutions introducing latency through encryption and incomplete power-down issues.

Innovation Solution

A system and method that involves sending an unlock password to NVRAM via a trusted boot program on a System on Chip (SoC), where the NVRAM compares this password to a pass gate value; if matching, the pass gate is unlocked, enabling access to the non-volatile cell array, and if not, it remains locked, with a self-destruct mechanism to prevent brute-force attacks.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If encryption is used to secure NVRAM contents, then security is improved, but latency is introduced reducing performance

Engineering Contradiction:
ImprovesecurityVSAvoidlatency
Core Design Contradiction:
ReliabilityVSLoss of time

Solution Approach 1:

The patent applies preliminary action by pre-provisioning pass gate values in the NVRAM fuse during manufacturing, before the device is deployed. This eliminates the need for real-time encryption/decryption operations during runtime, as the security verification is already prepared in advance through the pass gate comparison mechanism.

Inventive Principle:
Principle #10Preliminary action

2Reliability

If NVRAM contents are overwritten/erased upon power-down, then security is improved, but power efficiency is reduced and performance is degraded

Engineering Contradiction:
ImprovesecurityVSAvoidpower consumption
Core Design Contradiction:
ReliabilityVSUse of energy by moving object

Solution Approach 1:

The patent uses preliminary action by pre-configuring the pass gate values in the NVRAM fuse during manufacturing. This preliminary security setup allows the NVRAM to maintain its contents across power cycles without requiring periodic overwriting or erasing, thus preserving both security and power efficiency.

Inventive Principle:
Principle #10Preliminary action

Solution Approach 2:

The NVRAM device performs self-service security verification through the pass gate mechanism embedded in its fuse. The device automatically compares unlock passwords against the pre-provisioned pass gate values without requiring external intervention or power-consuming operations, enabling secure content retention across power cycles.

Inventive Principle:
Principle #25Self-service

3Reliability

If a pass gate mechanism with self-destruct is implemented, then security against brute-force attacks is improved, but device complexity increases

Engineering Contradiction:
ImprovesecurityVSAvoidcomplexity
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The patent introduces an intermediary element - the pass gate value stored in the NVRAM fuse - that mediates between the unlock password and the NVRAM cell array access. This intermediary provides a simple comparison mechanism that enables secure access control without requiring complex cryptographic operations or additional hardware components.

Inventive Principle:
Principle #24Intermediary (Mediator)

Data Source

PatentUS10387333B2Non-volatile random access memory with gated security access
Publication Date: 2019.08.20 QUALCOMM INC
  • US10387333B2 patent drawing
  • US10387333B2 patent drawing
  • US10387333B2 patent drawing

AI summary

Systems and methods are disclosed for providing secure access to a non-volatile random access memory. One such method comprises sending an unlock password to a non-volatile random access memory (NVRAM) in response to a trusted boot program executing on a system on chip (SoC). The NVRAM compares the unlock password to a pass gate value provisioned in the NVRAM. If the unlock password matches the pass gate value, a pass gate is unlocked to enable the SoC to access a non-volatile cell array in the NVRAM.