Asymmetric ODT Control Coding for Signal Integrity and Idle Power

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing semiconductor devices face challenges in efficiently managing asymmetric on-die-termination (ODT) circuits, which are necessary for maintaining signal integrity and controlling power consumption during high-speed data transmission.

Innovation Solution

The proposed solution involves an apparatus with an ODT control circuit that identifies whether an external device is in an asymmetric ODT state and provides an asymmetric ODT parameter code to the external device. This apparatus includes signal pins connected to a signal line and an ODT circuit that can be set to different states based on the parameter codes.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If the ODT circuit is configured to provide termination resistance for signal integrity, then signal quality is improved, but power consumption increases due to continuous circuit operation

Engineering Contradiction:
Improvesignal integrityVSAvoidpower consumption
Core Design Contradiction:
ReliabilityVSUse of energy by moving object

Solution Approach 1:

The ODT circuit transitions from a static always-on configuration to a dynamic state that can be switched between enabled and disabled modes. The control circuit dynamically adjusts the ODT circuit state based on whether data transmission is active, allowing the termination resistance to be provided only when needed for signal integrity during active transmission periods.

Inventive Principle:
Principle #15Dynamics

Solution Approach 2:

The system changes the operational parameter of the ODT circuit from a fixed state to a variable state. By modifying the control parameter (transmission activity status), the ODT circuit's termination resistance provision is adjusted accordingly - enabled during active transmission for signal integrity and disabled during idle periods to reduce power consumption.

Inventive Principle:
Principle #35Parameter changes

2Reliability

If the ODT circuit is always enabled to maintain signal integrity, then signal quality is improved, but the device complexity increases due to continuous monitoring and control mechanisms

Engineering Contradiction:
Improvesignal integrityVSAvoidcontrol mechanism complexity
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The control circuit automatically determines whether to enable or disable the ODT circuit based on the transmission state without requiring external intervention or complex monitoring systems. The system self-manages the ODT circuit state by detecting whether data transmission is active, simplifying the overall control architecture while maintaining signal integrity during active periods.

Inventive Principle:
Principle #25Self-service

3Reliability

If symmetric ODT configuration is used where both devices provide termination resistance, then signal integrity is improved, but power consumption increases due to both devices maintaining active ODT circuits

Engineering Contradiction:
Improvesignal integrityVSAvoidpower consumption
Core Design Contradiction:
ReliabilityVSUse of energy by moving object

Solution Approach 1:

The system transitions from a symmetric ODT configuration where both transmitter and receiver maintain active termination resistance to an asymmetric configuration where only one device (the receiver) provides termination resistance. This asymmetric arrangement maintains signal integrity at the receiving end while allowing the transmitter to disable its ODT circuit during idle periods, thereby reducing overall power consumption.

Inventive Principle:
Principle #4Asymmetry

Data Source

PatentUS12323139B2Apparatus, memory device and method for storing parameter codes for asymmetric on-die-termination
Publication Date: 2025.06.03 SAMSUNG ELECTRONICS CO LTD
  • US12323139B2 patent drawing
  • US12323139B2 patent drawing
  • US12323139B2 patent drawing

AI summary

An apparatus, a memory device, and a method for storing parameter codes with respect to asymmetric on-die-termination (ODT) are provided. The apparatus is connected to an external device via a signal line, and includes: an on-die termination (ODT) circuit set in a first ODT state; a plurality of signal pins, each of which is connected to the signal line; and an ODT control circuit configured to: identify whether a second ODT state of the external device corresponds to the first ODT state, and based on the apparatus being an asymmetric ODT in which the first ODT state and the second ODT state are different, provide an asymmetric ODT parameter code to the external device, and disable the ODT circuit when a signal is not transmitted through the signal line.