Asymmetric ODT Control Circuit for Idle-State Power Reduction

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing semiconductor devices face challenges in managing asymmetric on-die-termination (ODT) circuits, which require different voltage terminations for optimal performance, leading to increased power consumption and signal integrity issues.

Innovation Solution

An apparatus and method for storing parameter codes to manage asymmetric ODT states, where an ODT control circuit identifies the states of both devices and adjusts the ODT circuit accordingly, disabling it when no signal is transmitted to maintain a high-impedance state, thereby optimizing power usage and signal integrity.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If asymmetric ODT circuit is configured to provide different voltage terminations for optimal performance, then signal integrity is improved, but power consumption increases

Engineering Contradiction:
Improvesignal integrityVSAvoidpower consumption
Core Design Contradiction:
ReliabilityVSUse of energy by moving object

Solution Approach 1:

The ODT control circuit dynamically switches between symmetric and asymmetric ODT modes based on the operating conditions and signal transmission state. The circuit can adaptively change its termination configuration, enabling asymmetric ODT only when needed for signal integrity while returning to symmetric mode or disabling ODT when not in use, thus resolving the contradiction between maintaining signal integrity and reducing power consumption

Inventive Principle:
Principle #15Dynamics

Solution Approach 2:

The patent changes the termination voltage parameters dynamically based on the ODT mode. In asymmetric ODT mode, different voltage levels (first voltage for first ODT state, second voltage for second ODT state) are applied to different signal lines or directions. The control circuit selects appropriate voltage parameters based on the required ODT state, allowing optimal signal integrity while managing power consumption through parameter adaptation

Inventive Principle:
Principle #35Parameter changes

2Reliability

If ODT circuit is continuously enabled to maintain signal integrity, then signal quality is improved, but power consumption increases

Engineering Contradiction:
Improvesignal integrityVSAvoidpower consumption
Core Design Contradiction:
ReliabilityVSUse of energy by moving object

Solution Approach 1:

The ODT control circuit enables ODT operation periodically or conditionally based on signal transmission detection rather than continuously. The circuit monitors the signal transmission state and activates ODT only during active transmission periods, disabling it during idle periods. This periodic activation maintains signal integrity during data transfer while significantly reducing power consumption during non-transmission periods

Inventive Principle:
Principle #19Periodic action

3Productivity

If asymmetric ODT is implemented with different voltage terminations, then operating performance is improved, but device complexity increases

Engineering Contradiction:
Improveoperating performanceVSAvoidcircuit complexity
Core Design Contradiction:
ProductivityVSDevice complexity

Solution Approach 1:

The ODT control circuit is designed to handle multiple ODT modes (symmetric and asymmetric) and multiple voltage states using a unified control architecture. The same control circuit can configure the ODT circuit for first ODT state with first voltage, second ODT state with second voltage, or disable ODT entirely. This multi-functional design achieves different operating performances without proportionally increasing device complexity

Inventive Principle:
Principle #6Universality (Multi-functionality)

Data Source

PatentUS11888476B2Apparatus, memory device and method for storing parameter codes for asymmetric on-die-termination
Publication Date: 2024.01.30 SAMSUNG ELECTRONICS CO LTD
  • US11888476B2 patent drawing
  • US11888476B2 patent drawing
  • US11888476B2 patent drawing

AI summary

An apparatus, a memory device, and a method for storing parameter codes with respect to asymmetric on-die-termination (ODT) are provided. The apparatus is connected to an external device via a signal line, and includes: an on-die termination (ODT) circuit set in a first ODT state; a plurality of signal pins, each of which is connected to the signal line; and an ODT control circuit configured to: identify whether a second ODT state of the external device corresponds to the first ODT state, and based on the apparatus being an asymmetric ODT in which the first ODT state and the second ODT state are different, provide an asymmetric ODT parameter code to the external device, and disable the ODT circuit when a signal is not transmitted through the signal line.