Independent ODT and ODI Impedance Tuning for Memory Signal Integrity

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

In memory systems, maintaining signal integrity is challenging due to impedance mismatches between memory devices and communication buses, especially at higher data transfer rates, leading to signal spreading and reflections, which can result in data corruption.

Innovation Solution

The solution involves independently tuning the on-die termination impedance (ODT) and output driver impedance (ODI) of memory devices based on their operational modes, allowing for separate calibration and configuration of ODT and ODI values using pull-up and pull-down resistors, ensuring optimal impedance matching during read and write operations.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If impedance values are tuned using a single shared parameter, then device complexity is reduced, but signal integrity deteriorates due to inability to independently optimize ODT and ODI for different operational modes

Engineering Contradiction:
Improvesignal integrityVSAvoidimpedance tuning mechanism
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The patent divides the impedance tuning mechanism into two independent control systems: one for ODT impedance and one for ODI impedance. Each impedance type has its own dedicated tuning parameter and control logic, allowing them to be optimized separately for different operational modes without interfering with each other.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The patent implements dynamic impedance tuning where ODT and ODI values can be independently adjusted based on operational mode. The system transitions between different impedance configurations depending on whether the device is in read mode, write mode, or other operational states, optimizing signal integrity for each specific mode.

Inventive Principle:
Principle #15Dynamics

2Adaptability or versatility

If a single parameter is used to tune both ODT and ODI, then ease of operation is improved, but adaptability deteriorates because different operational modes cannot have optimized impedance values

Engineering Contradiction:
Improveoperational mode adaptationVSAvoidimpedance configuration
Core Design Contradiction:
Adaptability or versatilityVSEase of operation

Solution Approach 1:

The patent applies different impedance tuning parameters to different functional blocks (ODT circuit and ODI circuit) based on their specific requirements. Each block has its own optimized parameter range and tuning characteristics suited to its operational characteristics, allowing local optimization for each circuit's specific needs.

Inventive Principle:
Principle #3Local quality

Solution Approach 2:

The patent creates a universal impedance tuning architecture that handles multiple operational modes (read, write, and other modes) through independent ODT and ODI parameter control. This multi-functional system can adapt to various operational requirements while maintaining a unified control structure.

Inventive Principle:
Principle #6Universality (Multi-functionality)

3Reliability

If impedance values are fixed, then device complexity is reduced, but signal integrity worsens at higher data transfer rates due to impedance mismatches causing signal spreading and reflections

Engineering Contradiction:
Improvedata integrityVSAvoidimpedance control mechanism
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The patent performs preliminary impedance tuning by setting appropriate ODT and ODI values before data transmission begins. The system configures the optimal impedance parameters in advance based on the operational mode, ensuring signal integrity is maintained from the start of data transfer without requiring complex real-time adjustments during transmission.

Inventive Principle:
Principle #10Preliminary action

Data Source

PatentUS11030141B2Apparatuses for independent tuning of on-die termination impedances and output driver impedances, and related methods, semiconductor devices, and systems
Publication Date: 2021.06.08 MICRON TECHNOLOGY INC
  • US11030141B2 patent drawing
  • US11030141B2 patent drawing
  • US11030141B2 patent drawing

AI summary

An apparatus may include at least one output circuit configured to generate a desired output driver impedance (ODI) during a first operational mode. The least one output circuit may further be configured to independently generate a desired on-die termination (ODT) impedance during a second operational mode. Memory systems, memory devices, electronic systems, and related methods of operation are also described.