ODVS Codes Embed Clock in Data Signals
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Current high-speed chip-to-chip communication systems face challenges in maintaining signal integrity and efficiency, particularly in DRAM interfaces, due to issues like misalignment of data and strobe signals, and the need for multi-phased processing which complicates clock extraction and transition detection.
Innovation Solution
The implementation of orthogonal differential vector signaling (ODVS) codes that embed a clock signal within the data transmission, using multi-input comparators and subchannel encoding to ensure reliable communication across conventional CMOS and DRAM processes, while maintaining compatibility with existing technologies like LPDDR4.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If multi-phased processing is used to handle data transfer, then data transfer reliability is improved, but device complexity increases due to complicated clock extraction and transition detection
Solution Approach 1:
The patent combines the clock signal and data signals into a single integrated transmission medium. The complementary encoding scheme embeds clock information within the data transmission itself, eliminating the need for separate clock extraction circuits and multi-phased processing logic. This merging of functions reduces device complexity while maintaining reliable data transfer through the self-synchronized nature of the differential signaling protocol.
2Productivity
If signal transmission speed is increased, then productivity is improved, but signal integrity deteriorates due to misalignment of data and strobe signals
Solution Approach 1:
The differential signaling protocol is self-synchronizing, with each signal transition carrying both data and clock information. The receiver automatically detects transitions and samples data at the correct moments without external strobe signals, eliminating misalignment issues even at high speeds. This self-service mechanism maintains signal integrity while enabling high-speed data transfer by removing the need for separate synchronization circuits that could introduce delays or errors.
3Ease of manufacture
If conventional single-ended or differential signaling is used, then ease of manufacture is maintained, but pin efficiency is insufficient for high-speed communication
Solution Approach 1:
The patent implements a signaling protocol that works across conventional CMOS and DRAM fabrication processes, making it universally compatible with existing manufacturing infrastructure. The complementary encoding scheme uses standard differential signaling pairs already present in modern memory interfaces, achieving high pin efficiency without requiring new fabrication processes or specialized components. This multi-functionality allows the same physical infrastructure to support both legacy and high-speed communication requirements.
Data Source
Figure 1
Figure 2
Figure 3
AI summary
Orthogonal differential vector signaling codes are described which support encoded subchannels allowing transport of distinct data and clocking signals over the same transport medium. Embodiments are described which are suitable for implementation in both conventional high-speed CMOS and DRAM integrated circuit processes.