Off-Chip Inductor Memory Power Management

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Semiconductor apparatuses manufactured by different vendors have varying characteristics, making it difficult for general power management integrated circuits to operate them at maximum performance due to the large size of inductors in these circuits.

Innovation Solution

A memory module with a substrate featuring multiple regions, each with an inductor, and memory apparatuses mounted on these regions, where each memory apparatus includes a power management circuit coupled to an off-chip inductor to generate internal voltages, allowing for efficient power management without the need for a large inductor within the power management circuit.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Ease of manufacture

If a general power management integrated circuit is used, then manufacturing standardization is achieved, but operation performance cannot be maximized due to different semiconductor apparatus characteristics

Engineering Contradiction:
Improvemanufacturing standardizationVSAvoidoperation performance
Core Design Contradiction:
Ease of manufactureVSProductivity

Solution Approach 1:

The power management system is segmented into two parts: a standardized off-chip inductor for manufacturing efficiency and a customized on-chip power management circuit for performance optimization. This segmentation allows each component to be optimized independently according to its specific requirements.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The power management circuit is customized locally for each semiconductor apparatus to match its specific characteristics, while the inductor maintains standardized manufacturing. This local customization enables optimal performance tailored to each device's needs.

Inventive Principle:
Principle #3Local quality

2Productivity

If a power management integrated circuit with inductor is created for each semiconductor apparatus, then operation performance is optimized, but manufacturing complexity increases

Engineering Contradiction:
Improveoperation performanceVSAvoidmanufacturing complexity
Core Design Contradiction:
ProductivityVSDevice complexity

Solution Approach 1:

The inductor is extracted from the integrated circuit and placed off-chip, separating the standardized passive component from the customized active power management circuit. This extraction simplifies manufacturing while maintaining performance optimization capabilities.

Inventive Principle:
Principle #2Taking out (Extraction)

Solution Approach 2:

The on-chip power management circuit and off-chip inductor are merged into a functional integrated circuit system, combining the benefits of customization with standardized manufacturing of the inductor component.

Inventive Principle:
Principle #5Merging (Combining)

3Ease of operation

If an inductor is included in the power management integrated circuit, then power management functionality is achieved, but the circuit size becomes too large

Engineering Contradiction:
Improvepower management functionalityVSAvoidcircuit size
Core Design Contradiction:
Ease of operationVSArea of moving object

Solution Approach 1:

The inductor is extracted from the integrated circuit and positioned off-chip, removing the size constraint from the on-chip power management circuit while maintaining the necessary power management functionality through the external inductor connection.

Inventive Principle:
Principle #2Taking out (Extraction)

Applied Scientific Principles

This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.

Function Achieved in This Case

This configuration enhances the operation performance and reliability of memory apparatuses by allowing for customized power management without the size constraints of traditional power management integrated circuits, enabling better voltage regulation and reduced circuit size.

Implementation Method 1

an on-chip power management circuit coupled to an off-chip inductor, and configured to receive an external power and generate one or more internal voltages

Methodology Applied
Scientific EffectElectromagnetic Induction: Electromagnetic Induction

Data Source

PatentUS10332568B2Memory apparatus and memory module including a power management integrated circuit
Publication Date: 2019.06.25 SK HYNIX INC
  • US10332568B2 patent drawing
  • US10332568B2 patent drawing
  • US10332568B2 patent drawing

AI summary

A memory module includes a module substrate. The module substrate includes a plurality of regions, on which a plurality of memory apparatuses are mounted. A plurality of inductors are formed in the plurality of regions of the memory module substrate, respectively.