Offset Canceling Buffer for High-Speed Comparator Precision

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

High-speed analog-to-digital converters face challenges in achieving precise sampling rates due to offset issues in comparator circuits, which are exacerbated by factors like parasitic capacitance and transistor mismatch, affecting the accuracy and power consumption of multi-gigasample per second systems.

Innovation Solution

The implementation of an offset canceling buffer in comparator circuits, which generates a modified reference voltage to counteract comparator offsets, using digitally controllable current sources and transistors to calibrate and compensate for offsets, ensuring accurate voltage comparisons and reducing noise impact.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Measurement precision

If offset correction techniques are implemented in comparator circuits, then measurement precision is improved, but device complexity increases

Engineering Contradiction:
Improvecomparator offset accuracyVSAvoidcomparator circuit complexity
Core Design Contradiction:
Measurement precisionVSDevice complexity

Solution Approach 1:

An offset canceling buffer is introduced as an intermediary component between the reference voltage source and the comparator input. This buffer generates a modified reference voltage that compensates for comparator offset errors, thereby improving measurement precision while isolating the complexity from the main comparator circuit.

Inventive Principle:
Principle #24Intermediary (Mediator)

Solution Approach 2:

The offset correction function is segmented into a separate offset canceling buffer module rather than being integrated directly into the comparator circuit. This allows the comparator to focus on its primary comparison function while the buffer handles offset compensation, reducing overall circuit complexity.

Inventive Principle:
Principle #1Segmentation

2Productivity

If high-speed operation is achieved in ADC systems, then productivity is improved, but measurement precision deteriorates due to offset errors

Engineering Contradiction:
Improvesampling rateVSAvoidvoltage comparison accuracy
Core Design Contradiction:
ProductivityVSMeasurement precision

Solution Approach 1:

The offset canceling buffer performs preliminary correction of the reference voltage before it reaches the comparator. By pre-compensating for offset errors in advance of the high-speed comparison operation, the system maintains measurement precision even at high sampling rates where traditional correction methods would be too slow.

Inventive Principle:
Principle #10Preliminary action

Data Source

PatentUS7362246B2High speed comparator offset correction
Publication Date: 2008.04.22 APPLE INC
  • US7362246B2 patent drawing
  • US7362246B2 patent drawing
  • US7362246B2 patent drawing

AI summary

An offset canceling buffer receives a reference voltage, and provides a modified reference voltage to a comparator. The modified reference voltage operates to cancel any comparator offset. The offset canceling buffer includes a digitally controllable current source to steer current in different paths based on comparator offset.