Circuit for voltage offset compensation

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Analog comparator and operational amplifier circuits face accuracy limitations due to input-referred offset voltage caused by device mismatch, which traditional methods struggle to effectively compensate for while maintaining area efficiency and reducing temperature dependence.

Innovation Solution

The implementation of a circuit with a differential pair of transistors, an active load, and a current injection circuit that supplies currents with thermal dependence matching the input transconductance, allowing for temperature-stable offset voltage trimming and reduction of temperature drift.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Measurement precision

If device mismatch is reduced by improving layout quality and increasing differential pair area, then offset voltage is reduced, but parasitic capacitance and silicon area increase severely

Engineering Contradiction:
Improveoffset voltageVSAvoidsilicon area
Core Design Contradiction:
Measurement precisionVSArea of stationary object

Solution Approach 1:

The patent applies parameter changes by injecting compensating currents into the differential pair drains to counteract the effect of device mismatch. Instead of physically changing the transistor dimensions or layout, the solution changes the electrical parameters (current injection) to compensate for the offset voltage, thereby reducing the need for large transistor areas while maintaining low offset voltage performance

Inventive Principle:
Principle #35Parameter changes

Solution Approach 2:

The patent introduces current injection circuits as intermediary elements that mediate between the power supply and the differential pair. These intermediary current sources provide compensating currents that offset the voltage imbalance caused by device mismatch, eliminating the need to directly modify the differential pair physical dimensions

Inventive Principle:
Principle #24Intermediary (Mediator)

2Measurement precision

If device mismatch is reduced by improving layout quality and increasing differential pair area, then offset voltage is reduced, but parasitic capacitance increases

Engineering Contradiction:
Improveoffset voltageVSAvoidparasitic capacitance
Core Design Contradiction:
Measurement precisionVSObject-affected harmful factors

Solution Approach 1:

The patent uses parameter changes through current injection to compensate for offset voltage without increasing transistor area. By adjusting the injection current parameters, the system achieves low offset voltage while avoiding the parasitic capacitance penalty that would result from larger transistor dimensions

Inventive Principle:
Principle #35Parameter changes

3Measurement precision

If offset compensation is achieved through traditional methods, then offset voltage is reduced, but temperature dependence increases

Engineering Contradiction:
Improveoffset voltageVSAvoidtemperature drift
Core Design Contradiction:
Measurement precisionVSTemperature

Solution Approach 1:

The patent employs parameter changes by injecting currents with specific thermal characteristics that match the transconductance temperature dependence. The injection current parameters are designed to vary with temperature in a way that compensates for both offset voltage and temperature drift simultaneously, achieving stable performance across temperature ranges

Inventive Principle:
Principle #35Parameter changes

Solution Approach 2:

The patent implements feedback mechanisms where the injection current is adjusted based on temperature conditions. The system monitors or anticipates temperature effects and applies compensating currents that counteract both the offset voltage and its temperature-dependent variations, effectively reducing temperature drift

Inventive Principle:
Principle #23Feedback

4Measurement precision

If device mismatch is reduced by improving layout quality, then offset voltage is reduced, but manufacturing complexity increases

Engineering Contradiction:
Improveoffset voltageVSAvoidlayout complexity
Core Design Contradiction:
Measurement precisionVSDevice complexity

Solution Approach 1:

The patent simplifies the overall device complexity by replacing complex layout optimization requirements with relatively simple current injection circuits. Instead of requiring intricate layout techniques to minimize mismatch, the solution uses standard layout practices combined with active current injection to achieve low offset voltage, thereby reducing layout complexity

Inventive Principle:
Principle #35Parameter changes

Applied Scientific Principles

This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.

Function Achieved in This Case

This approach significantly reduces temperature drift and voltage offset, improving the accuracy and stability of analog functions in CMOS analog circuits while preserving area efficiency.

Implementation Method 1

the first current and the second current having a same thermal dependence as the input transconductance of the differential pair of transistors

Methodology Applied
Scientific EffectThermal dependence matching:

Data Source

PatentUS20250023531A1Circuit for voltage offset compensation
Publication Date: 2025.01.16 STMICROELECTRONICS INT NV
  • US20250023531A1 patent drawing
  • US20250023531A1 patent drawing
  • US20250023531A1 patent drawing

AI summary

A circuit includes a current source, a differential pair of transistors coupled to the current source, an active load, and a current injection circuit. The differential pair of transistors has a first offset voltage and an input transconductance. The current injection circuit is configured to supply a first current and a second current to produce a second offset voltage across the differential pair of transistors opposite the first offset voltage. The first current and the second current has a same thermal dependence as the input transconductance of the differential pair of transistors.