Offset Stacked IC Package Reducing Height Without Spacers

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing integrated circuit package technologies face challenges in reducing package dimensions, manufacturing costs, and improving yields due to the need for increased integration of circuits in a shrinking physical space, with current spacers and stacking methods increasing complexity and costs.

Innovation Solution

A stacked integrated circuit package-in-package system is implemented using an offset configuration where the second integrated circuit package is stacked on the first with exposed peripheral contacts, eliminating the need for spacers and allowing thinner adhesives and larger interconnect loop heights, thereby reducing package height and manufacturing steps.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If spacers are used to connect stacked integrated circuits, then electrical connections are established, but manufacturing complexity and cost increase while yields decrease

Engineering Contradiction:
Improveelectrical connection reliabilityVSAvoidmanufacturing complexity
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The patent removes the spacer component entirely from the stacked integrated circuit structure. Instead of using spacers to provide mechanical support and electrical connections, the invention directly connects integrated circuits to the package substrate through wire bonds, eliminating the spacer and its associated manufacturing complexity and cost issues while maintaining reliable electrical connections

Inventive Principle:
Principle #2Taking out (Extraction)

Solution Approach 2:

The patent introduces wire bonds as an intermediary element to establish electrical connections between the stacked integrated circuits and the package substrate. These wire bonds replace the complex spacer structure, providing a simpler and more cost-effective method for achieving reliable electrical connectivity in the stacked configuration

Inventive Principle:
Principle #24Intermediary (Mediator)

2Stability of the object's composition

If spacers are used in stacked integrated circuits, then structural support is provided, but package height increases

Engineering Contradiction:
Improvestructural supportVSAvoidpackage height
Core Design Contradiction:
Stability of the object's compositionVSLength of stationary object

Solution Approach 1:

The patent eliminates the spacer structure that was previously used to provide mechanical support in stacked integrated circuits. By removing the spacer, the overall package height is reduced while structural stability is maintained through alternative support mechanisms integrated into the package substrate and circuit board assembly

Inventive Principle:
Principle #2Taking out (Extraction)

3Adaptability or versatility

If more integrated circuits are integrated into each circuit, then functionality increases, but physical space requirements are not reduced

Engineering Contradiction:
ImprovefunctionalityVSAvoidphysical space
Core Design Contradiction:
Adaptability or versatilityVSArea of stationary object

Solution Approach 1:

The patent transitions from a planar arrangement of integrated circuits to a three-dimensional stacked configuration. By stacking multiple integrated circuits vertically on top of each other, the system achieves higher functionality and integration density without increasing the horizontal footprint, effectively utilizing the vertical dimension to reduce overall package area

Inventive Principle:
Principle #17Another dimension (Dimensionality change)

Data Source

PatentUS7420269B2Stacked integrated circuit package-in-package system
Publication Date: 2008.09.02 STATS CHIPPAC MANAGEMENT PTE LTD
  • US7420269B2 patent drawing
  • US7420269B2 patent drawing
  • US7420269B2 patent drawing

AI summary

A stacked integrated circuit package-in-package system is provided forming a first integrated circuit package having a first peripheral contact, forming a second integrated circuit package having a second peripheral contact, stacking the second integrated circuit package on the first integrated circuit package in an offset configuration with the first peripheral contact exposed, the offset configuration provides a second package overhang with the second integrated circuit package above the first integrated circuit package, electrically connecting the first peripheral contact and a package substrate top contact, and electrically connecting the second peripheral contact and the package substrate top contact.